My Inquiry
My Account
Microchip Technology MCP23S17-E/ML
- Part No.:
- MCP23S17-E/ML
- Manufacturer:
- Microchip Technology
- Category:
- I/O Expanders
- Package:
- 28-VQFN Exposed Pad
- Datasheet:
-
MCP23S17-E/ML.pdf
- Description:
- IC XPNDR 10MHZ SPI 28QFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,143
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MCP23S17-E/ML from Microchip Technology is a 16-bit SPI-based I/O expander IC designed for embedded microcontroller systems requiring additional parallel GPIO. It delivers 16 bidirectional I/O pins (GPA0–GPA7 and GPB0–GPB7), supports 10 MHz SPI operation at 2.7–5.5V, features dual configurable interrupt outputs (INTA/INTB), and operates across –40°C to +85°C industrial temperature range.
For engineers reviewing the MCP23S17-E/ML datasheet, MCP23S17-E/ML pinout, MCP23S17-E/ML application, or MCP23S17-E/ML equivalent, this device serves as a high-speed, low-quiescent-current remote I/O solution for industrial HMI, PLC I/O modules, sensor interface boards, and automotive body control units where SPI bus efficiency and interrupt-driven event handling are critical.
Technical Context
The MCP23S17-E/ML implements a register-mapped SPI peripheral with two independent 8-bit ports (PORTA and PORTB), each supporting programmable direction, polarity inversion, interrupt-on-change, and weak pull-up configuration. Its IOCON register controls banked vs. linear addressing, sequential vs. byte-mode access, and hardware address enable (HAEN).
Interrupt logic allows per-pin or port-level triggering with configurable active-high/low/open-drain output on INTA and INTB, which can operate independently or be logically OR'd. The internal 1 µA max standby current and 1.8–5.5V wide supply range support battery-backed and mixed-voltage system designs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| SPI Clock Frequency | Up to 10 MHz at 2.7–5.5V - enables fast register read/write cycles for real-time I/O monitoring in time-critical applications. |
| I/O Count | 16 bidirectional GPIO pins - provides scalable digital I/O expansion without consuming MCU GPIO resources. |
| Interrupt Outputs | Two independent, configurable INTA/INTB pins - supports prioritized or combined event signaling for multi-port status management. |
| Supply Voltage Range | 1.8V to 5.5V - ensures interoperability with 1.8V, 3.3V, and 5V logic domains in mixed-signal systems. |
| Standby Current | 1 µA maximum at –40°C to +85°C - enables ultra-low-power operation in always-on sensor nodes or sleep-mode subsystems. |
| Operating Temperature | –40°C to +85°C - qualified for industrial and automotive under-hood environments with thermal stability. |
| Hardware Address Pins | A0, A1, A2 - allow up to eight devices on a single SPI bus, simplifying multi-node I/O expansion without address conflicts. |
Pinout & Package
Package: 28-pin QFN, 6 × 6 mm body with exposed thermal pad (EP) - optimized for compact PCB layouts and improved thermal dissipation in space-constrained industrial modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GPA0–GPA7 | Port A bidirectional I/O | Eight general-purpose pins configurable as input or output with interrupt-on-change and weak pull-up support. |
| GPB0–GPB7 | Port B bidirectional I/O | Eight general-purpose pins identical in function to PORTA, enabling full 16-bit parallel I/O expansion. |
| CS | Chip Select input | Active-low SPI slave select; must be asserted before any SPI transaction and deasserted to terminate communication. |
| SCK | SPI clock input | Accepts up to 10 MHz clock; timing compliant with SPI Mode 0,0 and Mode 1,1 per datasheet Table 1-4. |
| SI | SPI data input | Serial data input for command and register write operations; sampled on SCK rising edge in Mode 0,0. |
| SO | SPI data output | Serial data output for register reads; driven on SCK falling edge in Mode 0,0. |
| INTA / INTB | Interrupt outputs | Open-drain or push-pull configurable outputs signaling PORTA or PORTB events; can be wired together for OR'ed interrupt aggregation. |
| A0–A2 | Hardware address inputs | Three TTL/Schmitt-trigger inputs setting 3-bit device address; enable up to eight MCP23S17-E/ML devices on one SPI bus. |
| RESET | Hardware reset input | Active-low asynchronous reset; forces all registers to POR defaults and disables SPI interface until release. |
| VDD / VSS | Power and ground | Single-supply operation from 1.8V–5.5V; VSS connects to system ground and EP (exposed pad) for thermal and electrical integrity. |
Key Features
| Feature | Design Value |
|---|---|
| Configurable interrupt source | Supports interrupt-on-change from default register state or user-defined DEFVAL - enables both edge-triggered and level-triggered event detection. |
| Register bank selection | IOCON.BANK bit selects between 16-register linear map (BANK=0) or 2×8-port register grouping (BANK=1) - simplifies driver development and memory mapping. |
| Weak pull-up resistors | Internal 40–115 µA pull-ups per I/O pin at 5V - eliminates external bias components for switch/button interfaces and open-collector signal conditioning. |
| Glitch filtering | 150 ns input filter on all GP pins - suppresses noise-induced false interrupts in electrically noisy industrial environments. |
| Power-on Reset (POR) | On-chip POR circuit ensures deterministic initialization at VDD ≥ VPOR with controlled rise rate (≥0.05 V/ms) - guarantees reliable startup without external reset IC. |
Applications
| Industrial HMI Panels | PLC Digital I/O Modules |
|---|---|
Use Scenario: Adding tactile button matrix and LED status indicators to a factory-floor operator panel with limited MCU GPIO. IC Role / Device Role / Timing Role: Remote 16-bit parallel I/O expander interfaced via SPI; handles debounced input scanning and synchronized LED drive with interrupt-driven status updates. Use Value: Reduces host MCU firmware complexity by offloading GPIO state polling and enables responsive UI feedback through dedicated INTA/INTB signaling. | Use Scenario: Extending digital input/output capacity in a DIN-rail mounted programmable logic controller for sensor and actuator interfacing. IC Role / Device Role / Timing Role: SPI-configurable I/O node providing isolated 16-bit digital I/O with interrupt capability for fault reporting and status change detection. Use Value: Enables modular I/O expansion without redesigning main controller board; supports hot-plug detection and diagnostics via interrupt capture register (INTCAPA/B). |
| Automotive Body Control Units | Smart Sensor Interface Boards |
Use Scenario: Managing door lock actuators, mirror controls, and interior lighting in a vehicle body control module operating at 5V. IC Role / Device Role / Timing Role: 16-bit SPI I/O expander with AEC-Q100 qualification; drives relays and reads switches while meeting automotive ESD (4 kV HBM) and temperature requirements. Use Value: Eliminates need for discrete level shifters and pull-ups; integrated weak pull-ups and 5.5V-tolerant I/O simplify interface to 12V automotive loads via external drivers. | Use Scenario: Aggregating signals from multiple digital sensors (e.g., flow meters, proximity switches) onto a single SPI bus for edge gateway preprocessing. IC Role / Device Role / Timing Role: Low-power I/O concentrator with 1 µA standby current; captures sensor state changes and triggers host processor wake-up via INTB. Use Value: Extends battery life in wireless sensor nodes; glitch-filtered inputs ensure robust operation in electromagnetically noisy industrial settings. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar I/O expander applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP23017-E/ML | I²C interface (max 1.7 MHz), same pinout and register set but different serial protocol stack and address scheme. | Requires I²C bus infrastructure; better suited for systems with existing I²C peripherals and lower pin count constraints. | Select when I²C bandwidth suffices and board layout favors two-wire interface over four-wire SPI. |
| TCA9554APWR | 8-bit I²C I/O expander, no interrupt outputs, no configurable pull-ups, fixed 3.3V-only operation. | Limited to simpler, lower-channel-count applications without interrupt-driven responsiveness or mixed-voltage compatibility. | Choose only for cost-sensitive, low-complexity 8-bit expansion where interrupt latency and voltage flexibility are not required. |
Compared with MCP23017-E/ML, the MCP23S17-E/ML offers higher-speed deterministic SPI communication and avoids I²C arbitration overhead, while TCA9554APWR trades functionality for lower unit cost and smaller footprint at the expense of scalability and feature depth.
Availability
MCP23S17-E/ML is available at Aetrix Electronics and suitable for industrial HMI panels, PLC digital I/O modules, and automotive body control units requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for MCP23S17-E/ML includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog, FPGA, and connectivity solutions, serving industrial, automotive, communications, and consumer markets with high-reliability silicon and development tools.
The MCP23X17 product line was designed specifically to deliver scalable, low-power, and interrupt-capable parallel I/O expansion for resource-constrained embedded systems using standard serial buses.
FAQ
What is the maximum SPI clock frequency supported by the MCP23S17-E/ML?
The MCP23S17-E/ML supports up to 10 MHz SPI clock frequency when operated at 2.7–5.5V supply. At 1.8V, the maximum rated clock is 5 MHz. This specification is verified per datasheet Table 1-4 and enables fast register access for time-sensitive I/O monitoring in real-time control applications.
Does the MCP23S17-E/ML include internal pull-up resistors on its I/O pins?
Yes, the MCP23S17-E/ML includes programmable weak pull-up resistors on all 16 I/O pins (GPA0–GPA7 and GPB0–GPB7). Each resistor draws 40–115 µA at 5V (per D070 in DS20001952D-page 4), and is enabled individually via the GPPUA/GPPUB registers - eliminating the need for external pull-up components in switch or open-drain interface designs.
How are the interrupt outputs INTA and INTB configured on the MCP23S17-E/ML?
INTA and INTB on the MCP23S17-E/ML are configured via the IOCON register's ODR and INTPOL bits. They can be set as active-high, active-low, or open-drain outputs, and may operate independently per port or be logically OR'd together. Configuration is non-volatile across power cycles only if stored in external memory; register settings persist only while powered.
Is the MCP23S17-E/ML AEC-Q100 qualified?
Yes, the MCP23S17-E/ML is AEC-Q100 qualified per the official Microchip datasheet DS20001952D. This qualification covers stress testing for automotive-grade reliability including temperature cycling, humidity bias, and ESD (4 kV HBM), making it suitable for use in automotive body electronics and infotainment peripheral interfaces.
What package type does the MCP23S17-E/ML use, and is thermal pad connection required?
The MCP23S17-E/ML uses a 28-pin QFN package with a 6 × 6 mm body and exposed thermal pad (EP). Per datasheet Table 2-1, the EP should be connected to VSS for optimal thermal performance and electrical stability; leaving it unconnected is permitted but reduces thermal dissipation capability and may impact long-term reliability under sustained load.
MCP23S17-E/ML Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 28-VQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Number of I/O:
- 16
- Interface:
- SPI
- Interrupt Output:
- Yes
- Features:
- POR
- Output Type:
- Push-Pull
- Current - Output Source/Sink:
- 25mA
- Clock Frequency:
- 10 MHz
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-QFN (6x6)
MCP23S17-E/ML FAQ
1.How can I place an order for MCP23S17-E/ML through Aetrix?
Please submit a Request for Quotation (RFQ) for MCP23S17-E/ML on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MCP23S17-E/ML reliable?
The price and inventory of MCP23S17-E/ML are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MCP23S17-E/ML is usually 5 days.
3.What payment methods are accepted for MCP23S17-E/ML?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MCP23S17-E/ML transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MCP23S17-E/ML?
MCP23S17-E/ML orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MCP23S17-E/ML order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MCP23S17-E/ML?
For technical support, including MCP23S17-E/ML datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MCP23S17-E/ML requirements.
6.How does Aetrix verify that MCP23S17-E/ML is sourced from the original manufacturer or authorized distributors?
All MCP23S17-E/ML products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MCP23S17-E/ML meets industry standards.
7.What is the process for return or replacement of MCP23S17-E/ML?
All MCP23S17-E/ML units undergo pre-shipment inspection (PSI). If there is an issue with MCP23S17-E/ML, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MCP23S17-E/ML part is unused and in its original packaging.
Return procedure for MCP23S17-E/ML:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MCP23S17-E/ML Tags
-
TCA6408ARSVR
Texas Instruments
-
TCA9535RTWR
Texas Instruments
-
FXL6408UMX
onsemi
-
PCF8574ADWR
Texas Instruments
-
PCF8574APWR
Texas Instruments
-
TCA9555PWR
Texas Instruments
-
TCA9554PWR
Texas Instruments
-
TCA9554APWR
Texas Instruments
-
TCA9539PWR
Texas Instruments
-
TCA9534PWR
Texas Instruments
-
TCA9555RTWR
Texas Instruments
-
TCA9535PWR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
