Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Interface > I/O Expanders

Microchip Technology MCP23S17-E/SSVAO

Name: MCP23S17-E/SSVAO
Brand: Microchip Technology
SKU: MCP23S17-E/SSVAO
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MCP23S17-E/SSVAO

Manufacturer:: Microchip Technology

Category:: I/O Expanders

Package:: 28-SSOP (0.209", 5.30mm Width)

Datasheet:: MCP23S17-E/SSVAO.pdf

Description:: 16-BIT INPUT/OUTPUT EXPANDER, SP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,697

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MCP23S17-E/SSVAO from Microchip Technology is a 16-bit SPI-based I/O expander IC used to extend microcontroller GPIO resources in space-constrained embedded systems. It provides two 8-bit bidirectional ports (PORTA and PORTB), supports 10 MHz SPI operation at 2.7–5.5V, features dual configurable interrupt outputs (INTA/INTB), and operates across –40°C to +85°C industrial temperature range.

For engineers reviewing the MCP23S17-E/SSVAO datasheet, MCP23S17-E/SSVAO pinout, MCP23S17-E/SSVAO application, or MCP23S17-E/SSVAO equivalent, key selection considerations include SPI interface timing compliance, 28-pin SSOP package footprint, interrupt source configuration (INTCON register), weak pull-up capability (75 µA typical @5V), and AEC-Q100 qualification for automotive-adjacent designs.

Technical Context

The MCP23S17-E/SSVAO implements a register-mapped SPI peripheral with 22 addressable control and data registers, supporting both byte-mode and sequential-mode transfers via IOCON.SEQOP. Its dual-port architecture allows independent configuration of GPA0–GPA7 and GPB0–GPB7 as inputs, outputs, or interrupt-enabled pins with polarity inversion and default-value comparison.

Interrupt logic is configurable per port: INTA responds to PORTA changes or DEFVAL mismatches, INTB to PORTB events, and both can be OR'ed via IOCON.MIRROR. The device includes internal weak pull-ups (40–115 µA), glitch filtering (150 ns), and hardware reset with 1 µA standby current - all operating within 1.8–5.5V supply range.

Key Specifications

Parameter	Value and Actual Design Meaning
SPI Clock Frequency	Up to 10 MHz @ 2.7–5.5V - enables fast host-to-peripheral I/O updates without CPU polling overhead.
Supply Voltage Range	1.8V to 5.5V - supports direct interfacing with 1.8V, 3.3V, and 5V logic domains without level shifters.
Standby Current	1 µA max @ –40°C to +85°C - critical for battery-powered or always-on edge nodes requiring ultra-low quiescent power.
Interrupt Response Time	600 ns max (TGPINT) - ensures timely system-level event handling for real-time input monitoring applications.
GPIO Drive Strength	25 mA sink/source per pin - sufficient to directly drive LEDs, small relays, or logic inputs without external buffers.
Input Leakage Current	±1 µA max - minimizes signal integrity impact on high-impedance sensor or analog front-end interfaces.
Glitch Filter Duration	150 ns - suppresses contact bounce or EMI-induced false triggers on mechanical switches or noisy industrial lines.

Pinout & Package

Package: 28-pin SSOP (5.30 mm body width), surface-mount, RoHS-compliant.

Pin/Terminal	Circuit Role	Design Meaning
GPA0–GPA7	Port A bidirectional I/O	Configurable as input with interrupt-on-change or output with latch-controlled drive; GPA7 is I/O (not output-only like MCP23017).
GPB0–GPB7	Port B bidirectional I/O	Independent 8-bit port with identical configuration options; supports simultaneous interrupt generation with PORTA.
CS	Chip Select (active-low)	Enables SPI communication only when low; must be toggled once after power-up in Mode 1,1 per datasheet note.
SCK	SPI clock input	Accepts up to 10 MHz clock; rise/fall times ≤2 µs ensure reliable sampling at maximum speed.
SI	SPI serial data input	Receives command opcodes, register addresses, and write data; setup time ≥10 ns @2.7V+.
SO	SPI serial data output	Drives read data and status bits; high-impedance when CS is high; load capacitance ≤50 pF.
A0–A2	Hardware address inputs	Set 3-bit device address for multi-drop SPI bus; require external biasing even if HAEN=0.
INTA / INTB	Configurable interrupt outputs	Open-drain or active-high/low; can be independently assigned to PORTA/PORTB or mirrored together.
RESET	Active-low hardware reset	Asynchronous reset pulse ≥1 µs forces POR state; releases when VDD exceeds VPOR threshold.
VDD / VSS	Power and ground	Supports wide voltage range; exposed thermal pad (EP) on QFN variant not present in SSOP package.

Key Features

Feature	Design Value
16-bit expandable I/O with banked register map	Two independent 8-bit ports (PORTA/B) accessible in BANK=0 (flat 00h–15h) or BANK=1 (A/B register pairs) addressing modes.
Configurable interrupt sources per port	INTCON register selects interrupt-on-change vs. DEFVAL mismatch, enabling precise event-triggered wake-up or status capture.
Internal weak pull-up resistors	40–115 µA typical @5V per pin - eliminates need for external pull-ups on switches, buttons, or open-collector buses.
Glitch-filtered input sampling	150 ns digital filter on all GPx pins - rejects sub-microsecond noise without software debouncing overhead.
AEC-Q100 qualified	Qualified to Grade 3 (–40°C to +85°C), supporting automotive infotainment, body control, and ADAS-adjacent subsystems.
Low-power standby mode	1 µA max IDD in standby - enables energy-efficient sleep states in portable and IoT endpoint devices.

Applications

Industrial HMI Panels	Automotive Body Control Modules
Use Scenario: Adding tactile button matrix and LED status indicators to a 4.3-inch capacitive touch HMI running on an ARM Cortex-M4 MCU with limited GPIO. IC Role / Device Role / Timing Role: Offloads 16 GPIO functions via SPI, handles debounced switch reads and LED drive with synchronized interrupt signaling. Use Value: Reduces host MCU firmware complexity by eliminating polling loops and software debounce; enables deterministic <600 ns interrupt response to user input.	Use Scenario: Monitoring door lock actuators, mirror position sensors, and interior lighting controls in a Class-D vehicle body controller. IC Role / Device Role / Timing Role: Provides isolated, ESD-hardened I/O expansion with AEC-Q100 qualification and glitch filtering for noisy 12V automotive environments. Use Value: Ensures reliable detection of mechanical switch transitions despite battery ripple and load dump transients; supports fail-safe reset via dedicated RESET pin.
Smart Building Sensor Nodes	Medical Diagnostic Equipment Interfaces
Use Scenario: Interfacing occupancy sensors, CO₂ monitors, and HVAC damper feedback signals to a low-power RISC-V SoC in a battery-operated wireless node. IC Role / Device Role / Timing Role: Acts as intelligent I/O concentrator with interrupt-driven wake-up, minimizing host active time and extending battery life. Use Value: Achieves 1 µA standby current and 600 ns interrupt latency - enabling >5-year operation on two AA cells while maintaining responsive sensor event reporting.	Use Scenario: Isolating and conditioning front-panel pushbuttons, rotary encoders, and status LEDs in an FDA-cleared ultrasound imaging console. IC Role / Device Role / Timing Role: Provides medical-grade I/O expansion with predictable timing, low leakage (±1 µA), and robust ESD protection (4 kV HBM). Use Value: Guarantees safe, repeatable human interface behavior under IEC 60601-1 EMC requirements; eliminates risk of spurious resets during RF-intensive scanning cycles.

Industrial HMI Panels

Automotive Body Control Modules

Use Scenario: Adding tactile button matrix and LED status indicators to a 4.3-inch capacitive touch HMI running on an ARM Cortex-M4 MCU with limited GPIO.

IC Role / Device Role / Timing Role: Offloads 16 GPIO functions via SPI, handles debounced switch reads and LED drive with synchronized interrupt signaling.

Use Value: Reduces host MCU firmware complexity by eliminating polling loops and software debounce; enables deterministic <600 ns interrupt response to user input.

Use Scenario: Monitoring door lock actuators, mirror position sensors, and interior lighting controls in a Class-D vehicle body controller.

IC Role / Device Role / Timing Role: Provides isolated, ESD-hardened I/O expansion with AEC-Q100 qualification and glitch filtering for noisy 12V automotive environments.

Use Value: Ensures reliable detection of mechanical switch transitions despite battery ripple and load dump transients; supports fail-safe reset via dedicated RESET pin.

Smart Building Sensor Nodes

Medical Diagnostic Equipment Interfaces

Use Scenario: Interfacing occupancy sensors, CO₂ monitors, and HVAC damper feedback signals to a low-power RISC-V SoC in a battery-operated wireless node.

IC Role / Device Role / Timing Role: Acts as intelligent I/O concentrator with interrupt-driven wake-up, minimizing host active time and extending battery life.

Use Value: Achieves 1 µA standby current and 600 ns interrupt latency - enabling >5-year operation on two AA cells while maintaining responsive sensor event reporting.

Use Scenario: Isolating and conditioning front-panel pushbuttons, rotary encoders, and status LEDs in an FDA-cleared ultrasound imaging console.

IC Role / Device Role / Timing Role: Provides medical-grade I/O expansion with predictable timing, low leakage (±1 µA), and robust ESD protection (4 kV HBM).

Use Value: Guarantees safe, repeatable human interface behavior under IEC 60601-1 EMC requirements; eliminates risk of spurious resets during RF-intensive scanning cycles.

Equivalent & Alternatives

The following parts are listed as comparable options for similar I/O expander applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MCP23017-E/SS	I²C interface (400 kHz max), same pinout but NC/CS replaced by SDA/SCL; no SI/SO pins.	Better suited for systems with existing I²C infrastructure and lower pin count constraints; lacks native SPI timing headroom.	Select when board already uses I²C for other peripherals and clock rate ≤400 kHz suffices.
TCA9554APWR	8-bit I²C expander (not SPI), 100 kHz/400 kHz only, no interrupt mirroring or DEFVAL comparison mode.	Limited to simpler GPIO extension without advanced interrupt logic; smaller 16-pin TSSOP package.	Choose for cost-sensitive, low-channel-count applications where interrupt sophistication is unnecessary.

Compared with MCP23017-E/SS and TCA9554APWR, the MCP23S17-E/SSVAO delivers higher-speed SPI connectivity (10 MHz), full 16-bit flexibility with dual-interrupt arbitration, and AEC-Q100 qualification - making it optimal for deterministic, automotive-grade, or high-throughput embedded I/O expansion.

Availability

MCP23S17-E/SSVAO is available at Aetrix Electronics and suitable for industrial HMI panels, automotive body control modules, and smart building sensor nodes requiring stable component supply, long-term lifecycle support, and RoHS-compliant sourcing.

Supply support for MCP23S17-E/SSVAO includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and Flash-IP solutions, serving automotive, industrial, consumer, and communications markets since 1989.

The MCP23X17 product line was designed specifically for robust, low-power I/O expansion in resource-constrained embedded systems - balancing feature richness, ease of integration, and qualification for demanding environments.

FAQ

What is the maximum SPI clock frequency supported by the MCP23S17-E/SSVAO?

The MCP23S17-E/SSVAO supports up to 10 MHz SPI clock frequency when operated at VDD = 2.7–5.5V. At 1.8V supply, the maximum rated clock is 5 MHz. This timing is validated per Table 1-4 in DS20001952D, with setup/hold requirements tightening at higher speeds - confirming the MCP23S17-E/SSVAO's suitability for high-throughput I/O expansion in modern microcontroller designs.

Does the MCP23S17-E/SSVAO support interrupt-on-change for all 16 GPIO pins?

Yes, the MCP23S17-E/SSVAO supports interrupt-on-change for all 16 GPIO pins (GPA0–GPA7 and GPB0–GPB7) through the GPINTENA and GPINTENB registers. Each pin can be individually enabled, and the INTA/INTB outputs reflect changes relative to either the Input Port register or a programmable DEFVAL register - providing flexible event detection without host polling. This capability is fully implemented in the MCP23S17-E/SSVAO silicon.

Is the MCP23S17-E/SSVAO pin-compatible with the MCP23017-E/SS?

No, the MCP23S17-E/SSVAO is not pin-compatible with the MCP23017-E/SS. While both share the same 28-pin SSOP package outline, their pin functions differ: MCP23S17-E/SSVAO uses CS/SI/SO/SCK for SPI, whereas MCP23017-E/SS uses SDA/SCL/NC pins for I²C. Pin 7 is CS (input) on MCP23S17-E/SSVAO but NC on MCP23017-E/SS; pin 9 is SI (input) vs. SDA (bidirectional); pin 10 is SO (output) vs. NC. PCB layout must be redesigned for interface substitution.

What is the purpose of the RESET pin on the MCP23S17-E/SSVAO?

The RESET pin on the MCP23S17-E/SSVAO is an active-low asynchronous hardware reset that forces the device into Power-on Reset (POR) state regardless of VDD level or SPI activity. A minimum 1 µs low pulse clears all registers to default values (e.g., IODIR = 0xFF, GPIO = 0x00) and reinitializes the internal state machine. This ensures deterministic startup and recovery from fault conditions - a critical feature for safety-aware systems using the MCP23S17-E/SSVAO.

Can the MCP23S17-E/SSVAO operate from a 1.8V supply?

Yes, the MCP23S17-E/SSVAO is fully specified to operate from 1.8V to 5.5V across –40°C to +85°C. At 1.8V, DC characteristics include 5 MHz max SPI clock, ±1 µA input leakage, and VOL ≤0.6V at 3.0 mA sink. All register functions, interrupt logic, and weak pull-ups remain operational - enabling direct interfacing with 1.8V FPGAs, ultra-low-power MCUs, and mixed-voltage systems without level translation.

MCP23S17-E/SSVAO Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 28-SSOP (0.209", 5.30mm Width)

Packaging:: Tube

Product Status:: Active

Programmable:: -

Number of I/O:: 16

Interface:: SPI

Interrupt Output:: Yes

Features:: POR

Output Type:: Open Drain

Current - Output Source/Sink:: 25mA

Clock Frequency:: 10 MHz

Voltage - Supply:: 1.8V ~ 5.5V

Operating Temperature:: -40°C ~ 125°C

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: 28-SSOP

MCP23S17-E/SSVAO FAQ

1.How can I place an order for MCP23S17-E/SSVAO through Aetrix?

Please submit a Request for Quotation (RFQ) for MCP23S17-E/SSVAO on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MCP23S17-E/SSVAO reliable?

The price and inventory of MCP23S17-E/SSVAO are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MCP23S17-E/SSVAO is usually 5 days.

3.What payment methods are accepted for MCP23S17-E/SSVAO?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MCP23S17-E/SSVAO transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MCP23S17-E/SSVAO?

MCP23S17-E/SSVAO orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MCP23S17-E/SSVAO order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MCP23S17-E/SSVAO?

For technical support, including MCP23S17-E/SSVAO datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MCP23S17-E/SSVAO requirements.

6.How does Aetrix verify that MCP23S17-E/SSVAO is sourced from the original manufacturer or authorized distributors?

All MCP23S17-E/SSVAO products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MCP23S17-E/SSVAO meets industry standards.

7.What is the process for return or replacement of MCP23S17-E/SSVAO?

All MCP23S17-E/SSVAO units undergo pre-shipment inspection (PSI). If there is an issue with MCP23S17-E/SSVAO, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MCP23S17-E/SSVAO part is unused and in its original packaging.

Return procedure for MCP23S17-E/SSVAO:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…