Microchip Technology MCP23S17T-E/SS
- Part No.:
- MCP23S17T-E/SS
- Manufacturer:
- Microchip Technology
- Category:
- I/O Expanders
- Package:
- 28-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
MCP23S17T-E/SS.pdf
- Description:
- IC XPNDR 10MHZ SPI 28SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:13,799
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MCP23S17T-E/SS from Microchip Technology is a 16-bit SPI-based I/O expander IC used to extend microcontroller GPIO resources in embedded systems. It features dual 8-bit bidirectional ports (PORTA and PORTB), configurable interrupt outputs (INTA/INTB), hardware address pins (A0–A2) for up to eight devices on one bus, and operates from 1.8V to 5.5V across –40°C to +85°C. It is widely deployed in industrial control panels requiring remote digital I/O expansion with deterministic interrupt response.
For engineers reviewing the MCP23S17T-E/SS datasheet, MCP23S17T-E/SS pinout, MCP23S17T-E/SS application, or MCP23S17T-E/SS equivalent, key selection considerations include its 10 MHz SPI interface speed, 1 µA standby current, interrupt-on-change capability per port, internal weak pull-up resistors (75 µA typical at 5V), and SSOP-28 package compatibility with space-constrained PCB layouts.
Technical Context
The MCP23S17T-E/SS implements a register-mapped SPI peripheral with 22 configurable registers-including IODIR, GPIO, OLAT, IPOL, GPINTEN, INTCON, and IOCON-supporting both byte-mode and sequential-mode access. Its interrupt logic allows independent or OR'ed activation of INTA and INTB based on input change or DEFVAL comparison, with glitch filtering (150 ns) and interrupt capture (INTCAP) for state preservation.
It uses Schmitt-trigger inputs on CS, SCK, SI, and RESET for noise immunity, TTL-level inputs on A0–A2, and supports SPI Mode 0,0 and Mode 1,1. The device includes an external hardware reset (active-low), power-on reset circuitry, and internal weak pull-ups (40–115 µA at 5V) configurable per pin. All I/Os are rated for ±25 mA output drive and tolerate 5.5V on VDD.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Interface | SPI serial interface, up to 10 MHz max clock frequency at 2.7–5.5V - enables high-speed host communication without I²C arbitration overhead |
| I/O Count | 16-bit bidirectional I/O (8-bit PORTA + 8-bit PORTB), all pins configurable as input/output with individual direction control via IODIR registers |
| Interrupt Outputs | Dual open-drain/interrupt pins (INTA, INTB) configurable as active-high, active-low, or open-drain - supports flexible system-level event signaling |
| Supply Range | 1.8V to 5.5V operation over –40°C to +85°C - interoperable with 3.3V and 5V logic domains and suitable for mixed-voltage designs |
| Standby Current | 1 µA maximum at –40°C to +85°C - enables ultra-low-power sleep modes in battery-backed or energy-sensitive applications |
| Output Drive | ±25 mA per I/O pin - sufficient to directly drive LEDs, small relays, or logic inputs without external buffers |
| Input Filtering | 150 ns glitch filter on all GPIO pins - suppresses contact bounce and EMI-induced transients in industrial switch interfaces |
Pinout & Package
Package: 28-pin SSOP (Shrink Small Outline Package), 5.30 mm body width, surface-mount, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GPB0–GPB7 | Port B I/O | Bidirectional general-purpose I/O pins with interrupt-on-change and weak pull-up enable - used for sensor inputs or actuator outputs |
| GPA0–GPA7 | Port A I/O | Bidirectional general-purpose I/O pins with identical functionality to PORTB - supports 16-bit parallel expansion or split 8-bit subsystem control |
| CS | Chip Select | Active-low SPI slave select - enables multi-device SPI bus sharing; must be toggled before first transaction in Mode 1,1 |
| SCK | SPI Clock | Input clock synchronized to host MCU; supports Mode 0,0 and Mode 1,1 timing - determines maximum data throughput |
| SI | SPI Data In | Serial data input for register writes and command opcodes - accepts standard SPI MOSI signals |
| SO | SPI Data Out | Serial data output for register reads - functions as SPI MISO; high-impedance when CS is high |
| A0–A2 | Hardware Address | Three TTL-level inputs setting 3-bit device address - allows up to eight MCP23S17 devices on same SPI bus |
| RESET | Hardware Reset | Active-low asynchronous reset - forces all registers to POR defaults and clears interrupt flags |
| INTA / INTB | Interrupt Outputs | Open-drain outputs indicating PORTA or PORTB interrupt events - configurable for polarity and logical OR behavior |
| VDD / VSS | Power / Ground | Primary supply (1.8–5.5V) and reference ground - decoupling capacitor required near VDD pin |
Key Features
| Feature | Design Value |
|---|---|
| Configurable interrupt source | Supports interrupt-on-change from default register state or user-defined DEFVAL - enables edge-triggered or level-triggered detection |
| Interrupt capture register (INTCAP) | Stores exact PORTA/B state at interrupt time - eliminates race conditions during host polling or ISR handling |
| Polarity inversion register (IPOL) | Per-pin input polarity reversal - simplifies hardware design by eliminating external inverters for active-low sensors |
| Internal weak pull-up resistors | 40–115 µA typical at 5V, software-enabled per pin - reduces BOM count for switch/encoder pull-ups |
| Banked vs flat register addressing | IOCON.BANK bit selects between 16-register (BANK=1) or 22-register (BANK=0) map - improves firmware readability or register density |
| Glitch-filtered GPIO inputs | 150 ns digital filter on all GP pins - rejects sub-150 ns noise without firmware debouncing overhead |
Applications
| Industrial HMI Panel | Smart Energy Meter Interface |
|---|---|
Use Scenario: Expanding GPIO on a Cortex-M4-based HMI controller to manage 12 pushbuttons, 8 status LEDs, and 2 rotary encoders. IC Role / Device Role / Timing Role: Acts as a synchronous SPI slave providing parallel I/O extension with low-latency interrupt reporting for real-time button press detection. Use Value: Reduces host MCU pin count pressure while enabling deterministic <600 ns interrupt-to-flag assertion (TGPINT) and <500 ns GPIO-to-output valid (TGPOV) timing. |
Use Scenario: Interfacing mechanical tamper switches, pulse-output kWh counters, and LCD backlight controls in a Class 0.5S electricity meter. IC Role / Device Role / Timing Role: Provides isolated, filtered digital I/O with hardware reset coordination and 1 µA standby current for battery backup compliance. Use Value: Enables EN 50470-3-compliant tamper detection via interrupt-on-change with 150 ns glitch rejection, eliminating false triggers from EFT bursts. |
| Automotive Body Control Module | IoT Gateway Sensor Hub |
Use Scenario: Managing door lock actuators, mirror position sensors, and interior lighting drivers in a 12V automotive BCM. IC Role / Device Role / Timing Role: Functions as a robust SPI I/O expander with AEC-Q100 qualification, supporting 4.5–5.5V operation at +125°C ambient. Use Value: Delivers ±25 mA per pin drive strength for direct solenoid control and withstands automotive load dump transients via 5.5V absolute max VDD rating. |
Use Scenario: Aggregating 16 digital sensor outputs (PIR, door/window contacts, water leak detectors) in a LoRaWAN edge node. IC Role / Device Role / Timing Role: Serves as low-power I/O concentrator with interrupt coalescing (INTA+INTB OR'ed) to minimize host wakeups. Use Value: Achieves <1 µA standby current and supports SPI burst reads - extends CR2032 battery life beyond 5 years in always-on monitoring mode. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar I/O expander applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP23017T-E/SS | I²C interface (max 1.7 MHz), identical register set and pinout except SDA/SCL replace SI/SO/CS; no SPI clock pin | Requires I²C bus infrastructure and pull-up resistors; unsuitable where SPI is mandated or I²C arbitration is problematic | Select when system already uses I²C and board layout lacks SPI routing capacity |
| TCA9554APWR | 8-bit I²C I/O expander, no interrupt outputs, no pull-up enable, fixed 0x20–0x27 addresses, lower drive (±10 mA) | Lacks interrupt coalescing, glitch filtering, and PORT-level configuration - limited to simple GPIO extension without event-driven operation | Choose only for cost-sensitive, non-interrupt, low-current applications with existing I²C address space |
Compared with MCP23017T-E/SS, the MCP23S17T-E/SS offers higher serial throughput and deterministic timing but requires SPI resource allocation; versus TCA9554APWR, it delivers full 16-bit expandability, dual interrupts, and robust industrial-grade features at modest cost premium.
Availability
MCP23S17T-E/SS is available at Aetrix Electronics and suitable for industrial HMI panels, smart energy meters, automotive body control modules, and IoT sensor hubs requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for MCP23S17T-E/SS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and connectivity solutions, serving industrial, automotive, and consumer markets with vertically integrated silicon and development tools.
The MCP23X17 product line was designed to deliver scalable, low-power, interrupt-capable parallel I/O expansion for resource-constrained microcontrollers - emphasizing register compatibility, voltage flexibility, and robust ESD/EMI performance.
FAQ
What is the maximum SPI clock frequency supported by the MCP23S17T-E/SS?
The MCP23S17T-E/SS supports up to 10 MHz SPI clock frequency when operating at VDD ≥ 2.7V. At 1.8V supply, the maximum clock rate is 5 MHz. These limits are specified in Table 1-4 of the DS20001952D datasheet and reflect guaranteed timing margins across temperature and voltage ranges. The MCP23S17T-E/SS must be configured for SPI Mode 0,0 or Mode 1,1 per its control byte format.
Does the MCP23S17T-E/SS require external pull-up resistors on its SPI lines?
No, the MCP23S17T-E/SS does not require external pull-up resistors on SI, SO, or SCK - these pins are driven actively by the host and device. However, the CS pin must be pulled high externally when inactive to prevent spurious selection. A0–A2 address pins also require external bias (VDD or VSS) to set device address; floating states are undefined and prohibited.
How does the interrupt logic work on the MCP23S17T-E/SS?
The MCP23S17T-E/SS supports two interrupt sources per port: change from the last-read GPIO value (default) or change from a user-defined DEFVAL register. INTA and INTB can operate independently or be logically OR'ed via IOCON.MIRROR. Interrupts are latched until the corresponding INTF register is read, and the INTCAP register captures port state at interrupt time - ensuring no event loss during host servicing.
Can the MCP23S17T-E/SS drive LEDs directly?
Yes, the MCP23S17T-E/SS can drive LEDs directly: each I/O pin supports ±25 mA output current at VDD = 4.5V, sufficient for standard 2–20 mA indicator LEDs. For common-anode configurations, configure the pin as output with low-level drive; for common-cathode, use high-level drive with series resistor. Total package current must remain within 125 mA into VDD and 150 mA out of VSS limits.
Is the MCP23S17T-E/SS AEC-Q100 qualified?
Yes, the MCP23S17T-E/SS is AEC-Q100 qualified for Grade 3 (–40°C to +85°C) operation. This qualification covers stress testing for temperature cycling, humidity, ESD, and latch-up - confirming suitability for automotive body electronics applications. The qualification applies specifically to the -E/SS variant and is documented in Microchip's official AEC-Q100 certificate for the MCP23X17 family.
MCP23S17T-E/SS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 28-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Number of I/O:
- 16
- Interface:
- SPI
- Interrupt Output:
- Yes
- Features:
- -
- Output Type:
- Push-Pull
- Current - Output Source/Sink:
- 25mA
- Clock Frequency:
- 10 MHz
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-SSOP
MCP23S17T-E/SS FAQ
1.How can I place an order for MCP23S17T-E/SS through Aetrix?
Please submit a Request for Quotation (RFQ) for MCP23S17T-E/SS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MCP23S17T-E/SS reliable?
The price and inventory of MCP23S17T-E/SS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MCP23S17T-E/SS is usually 5 days.
3.What payment methods are accepted for MCP23S17T-E/SS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MCP23S17T-E/SS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MCP23S17T-E/SS?
MCP23S17T-E/SS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MCP23S17T-E/SS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MCP23S17T-E/SS?
For technical support, including MCP23S17T-E/SS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MCP23S17T-E/SS requirements.
6.How does Aetrix verify that MCP23S17T-E/SS is sourced from the original manufacturer or authorized distributors?
All MCP23S17T-E/SS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MCP23S17T-E/SS meets industry standards.
7.What is the process for return or replacement of MCP23S17T-E/SS?
All MCP23S17T-E/SS units undergo pre-shipment inspection (PSI). If there is an issue with MCP23S17T-E/SS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MCP23S17T-E/SS part is unused and in its original packaging.
Return procedure for MCP23S17T-E/SS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MCP23S17T-E/SS Tags

-
TCA6408ARSVR
Texas Instruments
-
TCA9535RTWR
Texas Instruments

-
FXL6408UMX
onsemi

-
PCF8574ADWR
Texas Instruments

-
PCF8574APWR
Texas Instruments

-
TCA9555PWR
Texas Instruments
-
TCA9554PWR
Texas Instruments
-
TCA9554APWR
Texas Instruments

-
TCA9539PWR
Texas Instruments
-
TCA9534PWR
Texas Instruments
-
TCA9555RTWR
Texas Instruments

-
TCA9535PWR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

