Microchip Technology MCP23S18T-E/MJVAO
- Part No.:
- MCP23S18T-E/MJVAO
- Manufacturer:
- Microchip Technology
- Category:
- I/O Expanders
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
MCP23S18T-E/MJVAO.pdf
- Description:
- IC XPNDR 10MHZ SPI 24QFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,224
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MCP23S18T-E/MJVAO from Microchip Technology is a 16-bit SPI-based I/O expander with open-drain outputs, 5.5V-tolerant inputs, 25 mA sink capability per pin, and automotive AEC-Q100 qualification. It serves as a remote parallel I/O extension for microcontrollers in space-constrained industrial control panels requiring high-pin-count GPIO expansion without I²C bus contention.
For engineers reviewing the MCP23S18T-E/MJVAO datasheet, MCP23S18T-E/MJVAO pinout, MCP23S18T-E/MJVAO application, or MCP23S18T-E/MJVAO equivalent, key selection criteria include SPI interface speed (10 MHz), interrupt configuration flexibility (INTA/INTB active-high/low/open-drain), 1.8–5.5V operating range, and QFN-24 package thermal performance.
Technical Context
The MCP23S18T-E/MJVAO implements two independent 8-bit bidirectional ports (PORTA and PORTB) with configurable direction, polarity inversion, and interrupt-on-change logic. Its SPI interface supports full-duplex communication at up to 10 MHz across 1.8–5.5V VDD, with hardware reset and chip-select control enabling robust multi-device daisy-chaining.
Interrupt generation is configurable per port via INTCON registers to trigger on input state change versus DEFVAL register mismatch, and captured port states are stored in INTCAP registers. The IOCON.BANK bit selects between byte-aligned (BANK=0) or port-segregated (BANK=1) register addressing modes for flexible firmware access.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Interface | SPI only - no I²C support; requires CS, SCK, SI, SO signals for host communication. |
| Max Clock Speed | 10 MHz - enables fast GPIO updates in real-time control loops with sub-100 ns timing resolution. |
| I/O Count | 16-bit (8-bit PORTA + 8-bit PORTB) - provides scalable digital I/O without MCU pin exhaustion. |
| Output Type | Open-drain outputs - allows wired-OR logic, level translation, and direct LED driving with external pull-ups. |
| Voltage Tolerance | 5.5V-tolerant inputs - permits interfacing with higher-voltage peripherals while powered from 1.8V–5.5V rails. |
| Sink Current | 25 mA per pin, 400 mA total - supports direct relay coil or indicator LED drive without external buffers. |
| Interrupt Outputs | INTA and INTB - independently configurable as active-high, active-low, or open-drain for system-level event signaling. |
| Reset Input | Hardware RESET pin - enables synchronous initialization without relying on power-on reset timing margins. |
Pinout & Package
Package: 24-pin QFN (4×4 mm, 0.5 mm pitch) with exposed thermal pad (EP) - optimized for compact PCB layouts and thermal dissipation in enclosed enclosures.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GPB0–GPB7 | Port B bidirectional I/O | 5.5V-tolerant inputs / open-drain outputs; individually configurable for interrupt-on-change or internal pull-up. |
| GPA0–GPA7 | Port A bidirectional I/O | Same electrical characteristics as GPB pins; supports 16-bit synchronized read/write via sequential SPI mode. |
| CS | Chip select input | Active-low enable for SPI transaction; allows multiple MCP23S18 devices on shared SCK/SI/SO lines. |
| SCK | SPI clock input | Drives internal shift register; supports up to 10 MHz operation with setup/hold timing compliant to SPI Mode 0/3. |
| SI | SPI data input | Receives command opcodes, register addresses, and write data; latched on SCK rising edge. |
| SO | SPI data output | Transmits register read data and status bits; driven on SCK falling edge per standard SPI timing. |
| INTA / INTB | Interrupt outputs | Configurable active-high/low/open-drain; can be OR'ed via IOCON.MIRROR for single-interrupt system integration. |
| RESET | Hardware reset input | Asynchronous active-low signal that clears all registers to POR state; requires external pull-up. |
| VDD / VSS | Power supply terminals | VDD powers core logic and I/O drivers; VSS is high-current ground return path for 400 mA total sink current. |
| EP | Exposed thermal pad | Must be soldered to PCB ground plane for thermal management; not electrically connected internally. |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q100 qualified | Validated for automotive-grade reliability (-40°C to +125°C), enabling use in under-hood and infotainment systems. |
| Configurable interrupt source | Per-port interrupt-on-change or DEFVAL-mismatch detection eliminates polling overhead in low-power wake-up designs. |
| Polarity inversion register | IPOLA/IPOLB allows software-defined active-high/active-low logic without external inverters or PCB redesign. |
| Internal pull-up resistors | GPPUA/GPPUB registers enable per-pin weak pull-ups (≈100 kΩ typical), reducing external component count for button/switch interfaces. |
| Interrupt capture register | INTCAPA/INTCAPB latches port state at interrupt assertion time, enabling accurate edge-triggered event logging. |
| Banked register mapping | IOCON.BANK bit selects between unified (BANK=0) or segregated (BANK=1) register addressing for firmware compatibility with legacy drivers. |
Applications
| Industrial HMI Panel | Automotive Body Control Module |
|---|---|
Use Scenario: 16-button keypad and 8-LED status array on a DIN-rail mounted PLC operator interface. IC Role / Device Role / Timing Role: Remote GPIO expander providing debounced input scanning and LED current sinking via open-drain outputs. Use Value: Reduces main MCU GPIO usage by 16 pins; 25 mA per pin drives LEDs directly without external transistors. | Use Scenario: Door lock actuator feedback monitoring and mirror position switch sensing in a Class A vehicle platform. IC Role / Device Role / Timing Role: AEC-Q100-qualified I/O hub collecting switch inputs and driving diagnostic LEDs with interrupt-driven wake-up. Use Value: Enables low-power sleep mode with hardware interrupt wake-up; 5.5V tolerance interfaces directly with 5V body electronics. |
| Smart Energy Meter Interface | Medical Diagnostic Equipment |
Use Scenario: Isolated RS-485 transceiver control and tamper-switch monitoring in a utility meter with limited PCB area. IC Role / Device Role / Timing Role: SPI-connected I/O expander managing enable/disable signals and fault flag inputs across galvanic isolation barrier. Use Value: QFN-24 package fits tight spacing constraints; hardware RESET ensures deterministic startup after power interruption. | Use Scenario: Front-panel pushbutton interface and status indicator control in an FDA-cleared patient monitor with strict EMI requirements. IC Role / Device Role / Timing Role: Electromagnetically quiet GPIO extender using SPI (not I²C) to avoid clock stretching noise in analog-sensitive zones. Use Value: SPI interface eliminates I²C arbitration delays and clock-stretching artifacts; open-drain outputs prevent latch-up during ESD events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar I/O expander applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP23018T-E/MJVAO | I²C interface (not SPI); shares identical register map, pinout (except SCL/SDA vs CS/SCK/SI/SO), and electrical specs. | Requires I²C bus infrastructure; unsuitable where I²C bandwidth or arbitration conflicts exist. | Select when system already uses I²C for other peripherals and bus loading permits additional device. |
| TCA6424ARGJR | 24-bit I²C expander with 1.65–5.5V range; includes auto-increment addressing and programmable reset delay; no SPI option. | Larger I/O count but lacks SPI interface and AEC-Q100 qualification; different interrupt architecture (single INT pin). | Choose for higher I/O density where I²C is preferred and automotive qualification is not required. |
Compared with MCP23018T-E/MJVAO and TCA6424ARGJR, the MCP23S18T-E/MJVAO uniquely delivers SPI-native 16-bit expansion with AEC-Q100 compliance and dual interrupt outputs-critical for deterministic timing and automotive safety-critical subsystems.
Availability
MCP23S18T-E/MJVAO is available at Aetrix Electronics and suitable for industrial HMI panels, automotive body control modules, and smart energy meter interfaces requiring stable component supply, long-term lifecycle support, and AEC-Q100-compliant sourcing.
Supply support for MCP23S18T-E/MJVAO includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, mixed-signal, analog, and Flash-IP solutions, serving automotive, industrial, consumer, and communications markets.
The MCP23X18 product line delivers scalable, low-power I/O expansion for resource-constrained embedded systems, with variants optimized for SPI (MCP23S18) or I²C (MCP23018) host interfaces and automotive-grade reliability.
FAQ
What interface protocol does the MCP23S18T-E/MJVAO support?
The MCP23S18T-E/MJVAO supports only the SPI interface-not I²C. It requires four dedicated signals: CS, SCK, SI, and SO. This distinguishes it from the pin-compatible MCP23018T-E/MJVAO, which uses I²C (SCL/SDA). The SPI interface enables higher-speed communication (up to 10 MHz) and avoids I²C bus arbitration issues in multi-master systems. The MCP23S18T-E/MJVAO retains identical register mapping and functional behavior otherwise.
Does the MCP23S18T-E/MJVAO have automotive qualification?
Yes, the MCP23S18T-E/MJVAO is qualified to AEC-Q100 Grade 1 (–40°C to +125°C ambient), making it suitable for automotive body electronics, infotainment, and ADAS subsystems. This qualification covers stress testing for temperature cycling, humidity, ESD, and mechanical shock. The device's 5.5V-tolerant inputs and 25 mA sink capability per pin further support robust operation in noisy automotive environments. MCP23S18T-E/MJVAO meets these requirements across its full specified voltage range (1.8V–5.5V).
How are the interrupt outputs INTA and INTB configured on the MCP23S18T-E/MJVAO?
INTA and INTB on the MCP23S18T-E/MJVAO are independently configurable via the IOCON register's INTPOL and ODR bits. Each can be set as active-high, active-low, or open-drain. When IOCON.MIRROR = 1, both outputs reflect the logical OR of PORTA and PORTB interrupts-enabling single-wire wake-up signaling. The interrupt condition itself is defined per port using INTCON registers to trigger either on input change or deviation from DEFVAL register contents. This flexibility allows precise event handling without host polling.
What is the function of the RESET pin on the MCP23S18T-E/MJVAO?
The RESET pin on the MCP23S18T-E/MJVAO is an asynchronous, active-low hardware reset input. When asserted, it forces all internal registers-including I/O direction, polarity, pull-up, and interrupt configuration-to their power-on reset (POR) default states. Unlike software resets, this guarantees deterministic initialization regardless of SPI bus state or clock glitches. The pin must be externally pulled high (typically with a 10 kΩ resistor) and driven low only during intentional reset sequences. It is not internally debounced, so clean signal edges are required for reliable operation.
Can the MCP23S18T-E/MJVAO drive LEDs directly?
Yes, the MCP23S18T-E/MJVAO can drive LEDs directly using its open-drain outputs. Each pin supports 25 mA sink current (with 400 mA total across all 16 pins), sufficient for standard indicator LEDs without external current-limiting transistors. A series resistor (e.g., 220 Ω for 5V VDD) is still required to limit current and protect the output stage. The device's 5.5V-tolerant inputs also allow direct connection to 5V LED anodes in common-anode configurations, while the open-drain structure simplifies wiring and enables wired-OR logic for shared interrupt lines.
MCP23S18T-E/MJVAO Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Number of I/O:
- 16
- Interface:
- SPI
- Interrupt Output:
- Yes
- Features:
- POR
- Output Type:
- Open Drain
- Current - Output Source/Sink:
- 25mA
- Clock Frequency:
- 10 MHz
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-QFN (4x4)
MCP23S18T-E/MJVAO FAQ
1.How can I place an order for MCP23S18T-E/MJVAO through Aetrix?
Please submit a Request for Quotation (RFQ) for MCP23S18T-E/MJVAO on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MCP23S18T-E/MJVAO reliable?
The price and inventory of MCP23S18T-E/MJVAO are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MCP23S18T-E/MJVAO is usually 5 days.
3.What payment methods are accepted for MCP23S18T-E/MJVAO?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MCP23S18T-E/MJVAO transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MCP23S18T-E/MJVAO?
MCP23S18T-E/MJVAO orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MCP23S18T-E/MJVAO order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MCP23S18T-E/MJVAO?
For technical support, including MCP23S18T-E/MJVAO datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MCP23S18T-E/MJVAO requirements.
6.How does Aetrix verify that MCP23S18T-E/MJVAO is sourced from the original manufacturer or authorized distributors?
All MCP23S18T-E/MJVAO products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MCP23S18T-E/MJVAO meets industry standards.
7.What is the process for return or replacement of MCP23S18T-E/MJVAO?
All MCP23S18T-E/MJVAO units undergo pre-shipment inspection (PSI). If there is an issue with MCP23S18T-E/MJVAO, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MCP23S18T-E/MJVAO part is unused and in its original packaging.
Return procedure for MCP23S18T-E/MJVAO:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MCP23S18T-E/MJVAO Tags

-
TCA6408ARSVR
Texas Instruments
-
TCA9535RTWR
Texas Instruments

-
FXL6408UMX
onsemi

-
PCF8574ADWR
Texas Instruments

-
PCF8574APWR
Texas Instruments

-
TCA9555PWR
Texas Instruments
-
TCA9554PWR
Texas Instruments
-
TCA9554APWR
Texas Instruments

-
TCA9539PWR
Texas Instruments
-
TCA9534PWR
Texas Instruments
-
TCA9555RTWR
Texas Instruments

-
TCA9535PWR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

