Microchip Technology MCP37D31-80E/TE
- Part No.:
- MCP37D31-80E/TE
- Manufacturer:
- Microchip Technology
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 121-TFBGA
- Datasheet:
-
MCP37D31-80E/TE.pdf
- Description:
- IC ADC 16BIT PIPELINED 121TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:295
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MCP37D31-80E/TE from Microchip Technology is a 16-bit, 80 Msps pipelined analog-to-digital converter (ADC) with integrated 8-channel MUX, digital signal post-processing (DSPP), and AEC-Q100 Grade 1 qualification. It delivers 73.9 dBFS SNR at 15 MHz input, supports up to 2.975 VP-P full-scale differential input range, and operates across -40°C to +125°C in TFBGA-121 packaging. It serves high-speed data acquisition in automotive radar, ultrasound imaging, and microwave radio systems.
For engineers reviewing the MCP37D31-80E/TE datasheet, MCP37D31-80E/TE pinout, MCP37D31-80E/TE application, or MCP37D31-80E/TE equivalent, this page provides verified specifications, validated pin functions, confirmed automotive-grade thermal performance, and real-world DSPP use cases - all directly traceable to Microchip's DS20006382A datasheet.
Technical Context
The MCP37D31-80E/TE employs a pipelined ADC architecture with built-in harmonic distortion correction (HDC), DAC noise cancellation (DNC), and dynamic element matching (DEM) for consistent linearity across temperature. Its programmable PLL and DLL enable precise clock synchronization and duty-cycle correction for multi-device AutoSync operation.
Digital signal post-processing includes decimation filters (up to 512×), fractional delay recovery (FDR) for channel alignment, per-channel gain/phase/offset adjustment, digital down-conversion (DDC), and continuous wave (CW) beamforming - all configurable via SPI and active only in octal-channel mode. Output latency is fixed at 28 clock cycles without DSPP; increases with enabled features.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit (with 18-bit output option using DM1/DM2 pins) |
| Sample Rate | 80 Msps single-channel; scalable to 10 Msps per channel in octal mode |
| SNR @ 15 MHz | 73.9 dBFS typical - enables high-fidelity RF and ultrasound digitization |
| SFDR @ 15 MHz | 93 dBc typical - suppresses spurious tones in communication receivers |
| Power Dissipation | 257 mW with CMOS I/O at 80 Msps - optimized for portable and automotive thermal budgets |
| Input Bandwidth | 500 MHz - supports direct sampling of L-band radar and microwave IF signals |
| Supply Voltages | 1.2V and 1.8V dual-rail for analog/digital sections - reduces noise coupling and enables low-voltage system integration |
| Operating Temperature | -40°C to +125°C (AEC-Q100 Grade 1) - qualified for under-hood automotive and industrial edge sensing |
Pinout & Package
Package: TFBGA-121, 8 mm × 8 mm × 1.08 mm, 0.65 mm ball pitch, lead-free (Sn/Ag 1.8%), embedded decoupling capacitors on REF0/1 and VBG pins.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1 SDIO | SPI data I/O | Full-duplex serial interface for register configuration and calibration control |
| B1 SCLK / B2 CS | SPI clock & chip select | Enables daisy-chained multi-device programming and AutoSync initialization |
| L8/L9 CLK+/CLK- | Differential sampling clock input | Accepts 80–250 MHz LVPECL-compatible signals; internal duty-cycle correction improves timing margin |
| D1–L2 Q0–Q15, DM1/DM2 | Parallel digital outputs | Supports CMOS, DDR LVDS, or serialized LVDS (octal mode); DM1/DM2 provide LSBs only in 18-bit mode (MCP37D31-80E/TE exclusive) |
| K5 CAL | Calibration status flag | Asserts high when power-up calibration completes - critical for deterministic startup in safety-critical systems |
| K7 SLAVE / L6 SYNC | AutoSync master/slave control | Enables hardware-synchronized sampling across multiple ADCs without external timing controllers |
Key Features
| Feature | Design Value |
|---|---|
| Configurable 8-channel MUX | Supports sequential multi-channel sampling or single-channel high-rate acquisition - eliminates external analog switches in phased-array sensors |
| Built-in DSPP engine | Includes decimation, DDC, FDR, and CW beamforming - replaces FPGA-based preprocessing in ultrasound and radar front ends |
| Per-channel digital trimming | Independent gain, phase, and offset adjustment per input - enables real-time calibration in multi-element transducer arrays |
| Embedded reference & decoupling | On-package REF0/REF1 and VBG decoupling capacitors reduce PCB area and improve PSRR over discrete solutions |
| Power-saving modes | 79 mW standby and 22 mW shutdown - extends battery life in portable test equipment and lidar modules |
Applications
| Radar Signal Digitization | Ultrasound Beamforming |
|---|---|
|
Use Scenario: Direct sampling of 10–20 MHz IF signals from FMCW automotive radar receivers. IC Role / Device Role / Timing Role: High-speed ADC with 500 MHz input bandwidth and 93 dBc SFDR, synchronized across multiple units via AutoSync for coherent MIMO processing. Use Value: Eliminates intermediate frequency downconversion stages and enables digital beam steering with sub-nanosecond inter-channel alignment via FDR. |
Use Scenario: Digitizing echo signals from 128-element phased-array transducers in portable ultrasound scanners. IC Role / Device Role / Timing Role: 16-bit, 80 Msps ADC with per-channel gain/phase trim and CW beamforming support in octal-channel mode. Use Value: Reduces FPGA resource usage by offloading real-time delay-and-sum operations while maintaining >73 dBFS SNR for tissue contrast resolution. |
| High-Speed Test Equipment | Industrial Microwave Radio |
|
Use Scenario: Real-time waveform capture in portable bit-error-rate testers and spectrum analyzers. IC Role / Device Role / Timing Role: Low-latency (28-cycle) ADC with optional output randomizer and decimation filters for noise floor reduction. Use Value: Enables 90+ dBFS effective resolution with 512× decimation - sufficient for validating 16-bit DAC linearity without external averaging. |
Use Scenario: IF digitization in point-to-point 6–40 GHz microwave backhaul radios operating in harsh outdoor environments. IC Role / Device Role / Timing Role: AEC-Q100 Grade 1 ADC with -40°C to +125°C operation and embedded bandgap/REF regulation. Use Value: Guarantees parametric stability across temperature swings without recalibration - critical for field-deployed telecom infrastructure. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP37D21-80E/TE | 14-bit resolution, identical pinout and DSPP feature set; lower SNR (71.5 dBFS) and SFDR (90 dBc) | Targeted at cost-sensitive test equipment where 14-bit ENOB suffices | Select when system-level SNR budget allows 2.4 dB margin and 18-bit output is unnecessary |
| AD9234BCPZ-80 | 12-bit, 80 Msps, JESD204B serial output; no integrated MUX or DSPP; requires external clock conditioner | Suitable for space-constrained designs needing serial interface and lower power (195 mW) | Choose when FPGA-based post-processing is already in place and board layout favors serial connectivity over parallel LVDS |
Compared with MCP37D21-80E/TE and AD9234BCPZ-80, the MCP37D31-80E/TE uniquely combines 16-bit precision, on-chip 8-channel MUX, and full DSPP capability in a single AEC-Q100-qualified package - reducing BOM count and enabling deterministic latency in safety-critical radar and medical imaging systems.
Availability
MCP37D31-80E/TE is available at Aetrix Electronics and suitable for automotive radar, ultrasound imaging, and high-speed test equipment requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for MCP37D31-80E/TE includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and mixed-signal ICs, with strong focus on automotive, industrial, and communications markets.
The MCP37Dx1-80 family was designed specifically for high-performance, multi-channel data acquisition in thermally demanding environments - delivering integrated signal conditioning, digital post-processing, and AEC-Q100 reliability without external support circuitry.
FAQ
What is the maximum effective sample rate per channel when using all eight inputs on the MCP37D31-80E/TE?
The MCP37D31-80E/TE maintains a fixed 80 Msps ADC core rate. When all eight analog input channels are enabled in sequential sampling mode, the effective sample rate per channel is 80 Msps ÷ 8 = 10 Msps. This is confirmed in the device description (DS20006382A-page 3) and applies regardless of output format (CMOS, LVDS, or serialized LVDS). The MCP37D31-80E/TE retains full 16-bit resolution and specified SNR/SFDR at this rate.
Does the MCP37D31-80E/TE support 18-bit output mode, and how is it implemented?
Yes, the MCP37D31-80E/TE supports 18-bit output mode exclusively - a feature not available on the MCP37D21-80E/TE. In this mode, the standard Q0–Q15 pins deliver bits 17–2, while DM1/DM2 pins output the two least-significant bits (bit 1 and bit 0). This is documented in DS20006382A-page 6 (Note 5) and Table 1-2, and requires configuration via register settings to enable high-order decimation filtering.
How does the AutoSync feature work on the MCP37D31-80E/TE, and what pins are involved?
The MCP37D31-80E/TE AutoSync feature uses K7 (SLAVE) and L6 (SYNC) pins to synchronize multiple devices to a common clock source. When SLAVE = high, the device operates as slave and SYNC becomes an input; when SLAVE = low, it acts as master and SYNC becomes an output. This hardware-controlled scheme ensures deterministic inter-device sampling alignment without software intervention - critical for coherent beamforming in radar and ultrasound systems.
What power supply configurations are required for proper operation of the MCP37D31-80E/TE?
The MCP37D31-80E/TE requires four independent supply rails: AVDD12 and AVDD18 (1.2V and 1.8V for analog section), plus DVDD12 and DVDD18 (1.2V and 1.8V for digital section). Per DS20006382A-page 13, AVDD12 must be within 1.14–1.26 V and AVDD18 within 1.71–1.89 V. All supplies must be independently decoupled; embedded capacitors on REF0/REF1/VBG pins eliminate need for external bypassing on those nets.
Is the MCP37D31-80E/TE pin-compatible with other members of the MCP37Dx1-80 family?
Yes - the MCP37D31-80E/TE is pin-to-pin compatible with MCP37D21-80E/TE and MCP37D11-80E/TE, as explicitly stated in the "MCP37Dx1-80 Family Comparison" table (DS20006382A-page 2, Note 1). This includes identical TFBGA-121 footprint, ball assignment, and power/signal pin mapping - enabling drop-in resolution upgrades without PCB redesign.
MCP37D31-80E/TE Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 121-TFBGA
- Packaging:
- Tray
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 80M
- Number of Inputs:
- 8
- Input Type:
- Differential
- Data Interface:
- LVDS - Parallel, SPI
- Configuration:
- MUX-S/H-MUX-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- Pipelined
- Reference Type:
- Internal
- Voltage - Supply, Analog:
- 1.2V ~ 1.8V
- Voltage - Supply, Digital:
- 1.2V ~ 1.8V
- Features:
- Digital Down-Converter, Decimation Filters
- Operating Temperature:
- -40°C ~ 125°C
- Supplier Device Package:
- 121-TFBGA (8x8)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
MCP37D31-80E/TE FAQ
1.How can I place an order for MCP37D31-80E/TE through Aetrix?
Please submit a Request for Quotation (RFQ) for MCP37D31-80E/TE on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MCP37D31-80E/TE reliable?
The price and inventory of MCP37D31-80E/TE are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MCP37D31-80E/TE is usually 5 days.
3.What payment methods are accepted for MCP37D31-80E/TE?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MCP37D31-80E/TE transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MCP37D31-80E/TE?
MCP37D31-80E/TE orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MCP37D31-80E/TE order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MCP37D31-80E/TE?
For technical support, including MCP37D31-80E/TE datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MCP37D31-80E/TE requirements.
6.How does Aetrix verify that MCP37D31-80E/TE is sourced from the original manufacturer or authorized distributors?
All MCP37D31-80E/TE products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MCP37D31-80E/TE meets industry standards.
7.What is the process for return or replacement of MCP37D31-80E/TE?
All MCP37D31-80E/TE units undergo pre-shipment inspection (PSI). If there is an issue with MCP37D31-80E/TE, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MCP37D31-80E/TE part is unused and in its original packaging.
Return procedure for MCP37D31-80E/TE:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MCP37D31-80E/TE Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

