Microchip Technology MCP40D18T-103E/LT
- Part No.:
- MCP40D18T-103E/LT
- Manufacturer:
- Microchip Technology
- Category:
- Digital Potentiometers
- Package:
- 6-TSSOP, SC-88, SOT-363
- Datasheet:
-
MCP40D18T-103E/LT.pdf
- Description:
- IC DGTL POT 10KOHM 128TAP SC70-6
- Quantity:
- Payment:

- Shipping:

Inventory:5,573
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MCP40D18T-103E/LT from Microchip Technology is a 7-bit volatile digital potentiometer in SC70-6 package, configured as a three-terminal potentiometer (A–W–B) with 128-step resolution, 10 kΩ nominal end-to-end resistance (RAB), ±20% tolerance, and I²C interface supporting SMBus 2.0 read/write protocols. It operates from 1.8V to 5.5V, delivers 15 ppm/°C ratiometric tempco in pot mode, and targets precision analog trimming in space-constrained industrial sensor and amplifier circuits.
For engineers reviewing the MCP40D18T-103E/LT datasheet, MCP40D18T-103E/LT pinout, MCP40D18T-103E/LT application, or MCP40D18T-103E/LT equivalent, key selection criteria include its SC70-6 footprint, volatile wiper memory with mid-scale power-on default (0x3F), low 100 Ω typical wiper resistance, 2 MHz bandwidth at 5 kΩ (scaling per RAB), and extended -40°C to +125°C operating range.
Technical Context
The MCP40D18T-103E/LT implements a resistor ladder network controlled via standard-mode (100 kHz) or fast-mode (400 kHz) I²C, with dedicated SDA/SCL pins and internal logic decoding command codes for wiper position writes. Its potentiometer topology enables voltage division between A and B terminals, with wiper (W) output referenced to either terminal - supporting both ratiometric and absolute gain/offset control.
It features brown-out reset protection (1.65 V typical threshold), no external memory, and RAM-based wiper storage that resets on power cycle. The device exhibits monotonicity with ±0.25 LSB integral non-linearity and ±0.125 LSB differential non-linearity across its full temperature range, validated for 5 kΩ, 10 kΩ, 50 kΩ, and 100 kΩ variants including this 10 kΩ version.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RAB Nominal | 10 kΩ ±20% - defines maximum end-to-end resistance; sets current limits and signal attenuation ratio in voltage divider configurations. |
| Resolution | 128 steps (7-bit) - provides 7.8 mV/V step size in 5 V full-scale pot applications; sufficient for 0.8% gain adjustment granularity. |
| Wiper Resistance | 100 Ω typical - minimizes insertion error in low-impedance feedback paths; critical for op-amp gain-setting accuracy. |
| Ratiometric Tempco | 15 ppm/°C typical - ensures stable voltage division ratio over temperature; essential for sensor bridge biasing and reference scaling. |
| Bandwidth (-3 dB) | 1 MHz typical at 10 kΩ - supports dynamic adjustment in audio gain control and real-time calibration loops up to ~100 kHz signal content. |
| Supply Range | 1.8 V to 5.5 V - interoperable with 1.8 V logic and 5 V analog rails; analog specs guaranteed from 2.7 V. |
| I²C Address | 0x5E (0101110b) - fixed slave address enabling multi-drop bus configuration without address conflict in mixed-device systems. |
Pinout & Package
SC70-6 package: 1.3 mm × 0.8 mm × 0.6 mm body, 0.65 mm lead pitch, lead-free, moisture sensitivity level 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (A) | Resistor Terminal A | High-side terminal of potentiometer; connects to VDD or signal source in gain/offset circuits. |
| 2 (W) | Wiper Terminal | Adjustable tap point; output node for voltage division; must be loaded ≤1.38 mA per datasheet limits. |
| 3 (B) | Resistor Terminal B | Low-side terminal; typically grounded or tied to reference; completes resistive divider path. |
| 4 (SDA) | I²C Data Line | Open-drain bidirectional bus line; requires external pull-up; supports 400 kHz fast-mode timing. |
| 5 (SCL) | I²C Clock Line | Input-only clock; synchronizes wiper register writes; Schmitt-trigger input for noise immunity. |
| 6 (VDD) | Positive Supply | Power rail for logic and resistor network; decoupling capacitor required within 1 cm for stability. |
Key Features
| Feature | Design Value |
|---|---|
| Potentiometer Configuration | Three-terminal (A–W–B) topology enables true voltage division; avoids rheostat-mode limitations in feedback networks. |
| Volatile Wiper Memory | RAM-based setting resets to mid-scale (0x3F) on power-up; eliminates need for initialization firmware in simple trim applications. |
| Low Wiper Resistance | 100 Ω typical minimizes gain error in op-amp inverting/non-inverting configurations using RAB as feedback element. |
| Extended Temperature Range | -40°C to +125°C operation validated - suitable for under-hood automotive sensors and industrial motor control PCBs. |
| Brown-Out Reset | 1.65 V threshold prevents erratic wiper movement during supply ramp-up; ensures deterministic startup behavior. |
Applications
| Amplifier Gain Control | Sensor Calibration |
|---|---|
Use Scenario: Adjusting closed-loop gain of instrumentation amplifiers in data acquisition front-ends. IC Role / Device Role / Timing Role: Precision voltage divider setting feedback ratio in op-amp circuits; updated via I²C during system calibration. Use Value: Replaces mechanical trimpots with 128-step repeatability, eliminating field drift and manual recalibration labor. | Use Scenario: Compensating offset and span errors in pressure transducer Wheatstone bridges. IC Role / Device Role / Timing Role: Biasing bridge excitation or trimming reference voltage in analog signal conditioning stages. Use Value: 15 ppm/°C ratiometric tempco maintains bridge balance across temperature, improving long-term measurement stability. |
| LCD Brightness Adjustment | RF Amplifier Biasing |
Use Scenario: Dynamically controlling backlight LED current in portable medical displays. IC Role / Device Role / Timing Role: Setting reference voltage for constant-current LED driver ICs; adjusted in response to ambient light sensor readings. Use Value: SC70-6 footprint saves board area vs. through-hole pots; 1.8 V compatibility enables direct interface with low-voltage microcontrollers. | Use Scenario: Tuning gate bias voltage of GaAs FETs in 2.4 GHz WiFi power amplifiers. IC Role / Device Role / Timing Role: Providing stable DC bias point for RF transistor; wiper updated during factory calibration only. Use Value: 100 Ω wiper resistance avoids loading high-impedance bias networks; 125°C rating supports compact thermal designs near PA stage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP4018T-103E/LT | Same SC70-6 package, identical 10 kΩ RAB, but uses simplified I²C command format (no command code byte); lower protocol overhead. | No command-code requirement reduces firmware complexity; however, lacks support for future family extensions requiring command codes. | Select MCP4018T-103E/LT when minimizing MCU I²C transaction count is critical and no multi-device command-code arbitration is needed. |
| MCP4532T-103E/MS | 8-pin MSOP package, EEPROM memory (non-volatile), 129-step resolution, higher 5.0 V min VDD, and HV interface capability. | Retains wiper setting after power loss; suited for systems requiring persistent calibration without host reinitialization. | Choose MCP4532T-103E/MS where power-cycle retention is mandatory and board space allows larger MSOP-8 footprint. |
Compared with MCP4018T-103E/LT, the MCP40D18T-103E/LT adds command-code flexibility for future-proofing; versus MCP4532T-103E/MS, it trades non-volatility for smaller SC70-6 size and lower 1.8 V operation - prioritizing space and ultra-low-voltage compatibility over persistence.
Availability
MCP40D18T-103E/LT is available at Aetrix Electronics and suitable for industrial sensor calibration, amplifier gain trimming, LCD brightness control, and RF biasing applications requiring stable component supply, tight temperature performance, and minimal PCB footprint.
Supply support for MCP40D18T-103E/LT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and interface ICs, with emphasis on embedded control and mixed-signal solutions.
The MCP40Dxx series was designed for cost-sensitive, space-constrained analog trimming tasks - delivering I²C-configurable resistance in sub-1 mm² packages while maintaining industrial-grade temperature and stability specs.
FAQ
What is the resistance tolerance and tempco specification for the MCP40D18T-103E/LT?
The MCP40D18T-103E/LT has a nominal RAB of 10 kΩ with ±20% initial tolerance. In potentiometer mode, its ratiometric temperature coefficient is 15 ppm/°C typical (measured at mid-scale, 0x3F), ensuring stable voltage division ratios across -40°C to +125°C. Absolute resistance tempco is 50 ppm/°C typical over 0°C to 70°C.
Does the MCP40D18T-103E/LT retain its wiper setting after power cycling?
No, the MCP40D18T-103E/LT uses volatile RAM for wiper storage and resets to mid-scale (0x3F) on power-up or brown-out recovery. This behavior is inherent to the device architecture and requires host firmware to reprogram the wiper position after each power cycle if a specific setting is needed.
What are the I²C timing requirements for reliable communication with the MCP40D18T-103E/LT?
The MCP40D18T-103E/LT supports standard-mode (100 kHz) and fast-mode (400 kHz) I²C. For 400 kHz operation, minimum SCL low time is 1300 ns and setup time for SDA is 100 ns. Bus capacitance must not exceed 400 pF, and external pull-ups are required on both SDA and SCL lines per I²C specifications.
Can the MCP40D18T-103E/LT be used in rheostat mode, or is it strictly a potentiometer?
The MCP40D18T-103E/LT is specifically designed and characterized as a potentiometer (three-terminal A–W–B device). While terminal B can be left unconnected to approximate rheostat use, Microchip does not specify or guarantee performance in rheostat configuration for this part number - unlike the MCP40D17 or MCP40D19 variants which are explicitly rated for rheostat operation.
What is the maximum signal voltage allowed on the A, W, and B terminals of the MCP40D18T-103E/LT?
The MCP40D18T-103E/LT permits terminal voltages from VSS to VDD on pins A, W, and B - i.e., the full supply rail range. For example, with VDD = 5.5 V and VSS = 0 V, signals up to 5.5 V may be applied to any of these terminals, provided current remains within ±2.5 mA limits per terminal as specified in the absolute maximum ratings.
MCP40D18T-103E/LT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 6-TSSOP, SC-88, SOT-363
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 128
- Resistance (Ohms):
- 10k
- Interface:
- I2C
- Memory Type:
- Volatile
- Voltage - Supply:
- 1.8V ~ 5.5V
- Features:
- -
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- 150ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- SC-70-6
- Operating Temperature:
- -40°C ~ 125°C
- Resistance - Wiper (Ohms) (Typ):
- 155
MCP40D18T-103E/LT FAQ
1.How can I place an order for MCP40D18T-103E/LT through Aetrix?
Please submit a Request for Quotation (RFQ) for MCP40D18T-103E/LT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MCP40D18T-103E/LT reliable?
The price and inventory of MCP40D18T-103E/LT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MCP40D18T-103E/LT is usually 5 days.
3.What payment methods are accepted for MCP40D18T-103E/LT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MCP40D18T-103E/LT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MCP40D18T-103E/LT?
MCP40D18T-103E/LT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MCP40D18T-103E/LT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MCP40D18T-103E/LT?
For technical support, including MCP40D18T-103E/LT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MCP40D18T-103E/LT requirements.
6.How does Aetrix verify that MCP40D18T-103E/LT is sourced from the original manufacturer or authorized distributors?
All MCP40D18T-103E/LT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MCP40D18T-103E/LT meets industry standards.
7.What is the process for return or replacement of MCP40D18T-103E/LT?
All MCP40D18T-103E/LT units undergo pre-shipment inspection (PSI). If there is an issue with MCP40D18T-103E/LT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MCP40D18T-103E/LT part is unused and in its original packaging.
Return procedure for MCP40D18T-103E/LT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MCP40D18T-103E/LT Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
