Microchip Technology MCP42010T-I/SL
- Part No.:
- MCP42010T-I/SL
- Manufacturer:
- Microchip Technology
- Category:
- Digital Potentiometers
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
MCP42010T-I/SL.pdf
- Description:
- IC DGTL POT 10KOHM 256TAP 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:9,585
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MCP42010T-I/SL from Microchip Technology is a dual-channel, 256-tap, 10 kΩ digital potentiometer with SPI interface, designed for precision analog adjustment in embedded systems. It features ±1 LSB max INL/DNL, 1 µA static supply current, hardware shutdown (SHDN) and reset (RS) pins, and operates from 2.7V to 5.5V across –40°C to +85°C. Used in programmable gain control, sensor calibration, and DC bias trimming.
For engineers reviewing the MCP42010T-I/SL datasheet, MCP42010T-I/SL pinout, MCP42010T-I/SL application, or MCP42010T-I/SL equivalent, key selection criteria include dual-channel matching (<1% RAB variation), SPI daisy-chaining capability via SO pin, hardware-controlled shutdown, mid-scale power-up default (80h), and TSSOP-14 package compatibility with industrial PCB layouts.
Technical Context
The MCP42010T-I/SL implements two independent 8-bit wiper registers controlling linear 10 kΩ resistor arrays, each with terminals PA/PB/PW. Its SPI interface supports Mode 0,0 and 1,1 with Schmitt-triggered CS/SCK/SI inputs and push-pull SO output enabling multi-device daisy chains.
Hardware functions include dedicated SHDN pin that opens PA and shorts PW to PB for zero-power rheostat disable, and RS pin that forces both wipers to code 80h (mid-scale) on ≥150 ns low pulse - both pins feature active pull-ups and must not float. Channel-to-channel resistance matching is specified at ≤1% over temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Nominal Resistance | 10 kΩ per channel - defines full-scale analog range for gain/bias setting |
| Resolution | 256 taps (8-bit) - enables 0.39% step resolution for fine analog tuning |
| INL / DNL | ±1 LSB max - ensures monotonicity and predictable linearity in closed-loop systems |
| Supply Voltage | 2.7V to 5.5V - supports direct interfacing with 3.3V and 5V microcontrollers |
| Static Current | ≤1 µA - enables always-on calibration in battery-powered instrumentation |
| Operating Temp | –40°C to +85°C - qualified for industrial ambient environments without derating |
| Package | TSSOP-14 - surface-mount footprint with 0.65 mm pitch, optimized for high-density PCBs |
Pinout & Package
Package: 14-pin Thin Shrink Small Outline Package (TSSOP), 4.4 mm × 5.0 mm body, 0.65 mm lead pitch, exposed pad optional.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 CS | SPI chip select input | Active-low enable for command latching; gates internal clock and data paths |
| 2 SCK | SPI clock input | Rising-edge sampling of SI; falling-edge output on SO; Schmitt-triggered |
| 3 SI | SPI serial data input | Loads 16-bit command/data into shift register; gated by CS |
| 4 VSS | Ground reference | Common return for analog and digital sections; requires low-impedance connection |
| 5 PB1 | Potentiometer 1 terminal B | Fixed end of P1 resistor array; tied to PW1 during hardware shutdown |
| 6 PW1 | Potentiometer 1 wiper | Adjustable tap point; connects to PA1/PB1 based on 8-bit register value |
| 7 PA1 | Potentiometer 1 terminal A | Fixed end of P1 resistor array; opened during hardware shutdown |
| 8 PA0 | Potentiometer 0 terminal A | Fixed end of P0 resistor array; opened during hardware shutdown |
| 9 PW0 | Potentiometer 0 wiper | Adjustable tap point; connects to PA0/PB0 based on 8-bit register value |
| 10 PB0 | Potentiometer 0 terminal B | Fixed end of P0 resistor array; tied to PW0 during hardware shutdown |
| 11 RS | Hardware reset input | ≥150 ns low pulse forces both wipers to code 80h (mid-scale); active pull-up |
| 12 SHDN | Hardware shutdown input | Low = disconnect PA0/PA1, short PW0→PB0 & PW1→PB1; retains wiper register state |
| 13 SO | SPI serial data output | Push-pull output for daisy-chaining; drives logic-low when CS high |
| 14 VDD | Positive supply | 2.7V–5.5V analog/digital rail; bypass with 0.1 µF ceramic capacitor near pin |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent 10 kΩ channels | Enables matched gain control or differential biasing without inter-channel drift |
| SPI daisy-chain support (SO pin) | Reduces MCU GPIO count and simplifies firmware for multi-pot systems |
| Hardware SHDN and RS pins | Eliminates need for software polling or SPI commands to enter low-power or reset states |
| ≤1% channel-to-channel RAB match | Supports precision ratiometric applications like programmable instrumentation amplifiers |
| Mid-scale power-up default (80h) | Ensures known, safe analog state at boot - critical for fail-safe sensor interfaces |
| 1 µA static supply current | Permits continuous calibration in energy-constrained IoT edge nodes |
Applications
| Programmable Gain Amplifier | Sensor Offset Calibration |
|---|---|
|
Use Scenario: Adjusting feedback resistor ratio in op-amp circuits to dynamically set gain across multiple signal ranges. IC Role / Device Role / Timing Role: Dual-channel MCP42010T-I/SL configures matched resistive dividers in non-inverting amplifier topology. Use Value: Enables software-selectable gain steps (e.g., ×1, ×10, ×100) without mechanical relays or external DACs. |
Use Scenario: Compensating thermal drift or manufacturing tolerance in bridge-based pressure/temperature sensors. IC Role / Device Role / Timing Role: One channel trims DC offset at sensor front-end; second channel adjusts reference voltage. Use Value: Achieves <±0.1% offset correction accuracy with 8-bit resolution and industrial temperature stability. |
| DC Bias Control for ADC Drivers | LED Current Regulation |
|
Use Scenario: Setting common-mode voltage for high-speed ADC input drivers to match ADC input range. IC Role / Device Role / Timing Role: MCP42010T-I/SL wiper provides precise bias voltage to op-amp summing node. Use Value: Maintains <±1 mV bias accuracy over –40°C to +85°C using matched dual-channel tracking. |
Use Scenario: Controlling constant-current source for RGB LED brightness balancing in display backlight systems. IC Role / Device Role / Timing Role: Configured as rheostat between LED cathode and current-sense resistor. Use Value: Delivers smooth 256-step dimming with <1% resistance tolerance and no mechanical wear. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual digital potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5232BRUZ10 | Non-volatile EEPROM storage; 256-tap, 10 kΩ; SPI interface; no SHDN/RS pins | Retains wiper position after power cycle; lacks hardware shutdown/reset | Select when persistent settings are required and MCU cannot manage power-cycle reinitialization |
| MCP42050T-I/SL | Same pinout/package; 50 kΩ nominal resistance; identical timing, tempco, and INL/DNL specs | Higher resistance enables lower power consumption in high-impedance bias networks | Select when circuit requires >10 kΩ impedance to minimize loading on reference sources or sensors |
Compared with AD5232BRUZ10 and MCP42050T-I/SL, the MCP42010T-I/SL uniquely combines volatile 10 kΩ dual-channel operation with dedicated hardware SHDN/RS pins - making it optimal for industrial systems requiring deterministic power-up behavior and rapid hardware-initiated state changes without SPI overhead.
Availability
MCP42010T-I/SL is available at Aetrix Electronics and suitable for programmable gain control, sensor calibration, DC bias adjustment, and LED current regulation requiring stable component supply across industrial temperature ranges and long production lifecycles.
Supply support for MCP42010T-I/SL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, analog, FPGA, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The MCP42XXX family was engineered specifically for replacing mechanical potentiometers in digitally controlled analog signal paths - emphasizing precision, low power, industrial reliability, and seamless SPI integration in resource-constrained embedded systems.
FAQ
What is the nominal resistance value of the MCP42010T-I/SL?
The MCP42010T-I/SL has a nominal resistance of 10 kΩ per channel. This value applies to both potentiometer channels (P0 and P1) and is specified at +25°C with ±20% tolerance (8–12 kΩ). The 10 kΩ value is optimized for low-noise, moderate-power analog adjustment while maintaining compatibility with standard 3.3V/5V logic interfaces.
Does the MCP42010T-I/SL retain wiper position after power cycling?
No, the MCP42010T-I/SL is a volatile digital potentiometer: wiper positions reset to mid-scale (code 80h) on power-up. It does not include EEPROM or non-volatile memory. To maintain a specific setting across power cycles, the host MCU must reprogram the wiper registers after initialization - a behavior confirmed in the DS11195C datasheet Section 1.0 and Figure 2-25.
Can the MCP42010T-I/SL be used in rheostat mode?
Yes, the MCP42010T-I/SL supports rheostat mode by connecting either terminal A or B to the wiper (e.g., short PW0 to PB0). In this configuration, it functions as a two-terminal variable resistor with 256 discrete steps. The datasheet specifies rheostat DNL/INL (±1 LSB), wiper resistance (52 Ω typical at VDD = 5.5V), and tempco (800 ppm/°C) explicitly for this mode.
What is the purpose of the SHDN pin on the MCP42010T-I/SL?
The SHDN pin on the MCP42010T-I/SL provides hardware-controlled power-down: pulling it low opens both PA0 and PA1 terminals while shorting PW0 to PB0 and PW1 to PB1. This eliminates current flow through the resistor arrays, reducing supply current to ≤1 µA. Crucially, wiper register contents are preserved, allowing immediate resumption at the prior setting upon SHDN deassertion.
Is the MCP42010T-I/SL compatible with 3.3V microcontrollers?
Yes, the MCP42010T-I/SL operates from 2.7V to 5.5V and is fully compatible with 3.3V microcontrollers. Its SPI interface uses Schmitt-trigger inputs with VIH = 0.7×VDD and VIL = 0.3×VDD, ensuring reliable logic-level recognition at VDD = 3.3V (VIH ≥ 2.31V, VIL ≤ 0.99V). All timing parameters - including tSU = 40 ns and tHD = 10 ns - are guaranteed across the full voltage and temperature range.
MCP42010T-I/SL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 2
- Number of Taps:
- 256
- Resistance (Ohms):
- 10k
- Interface:
- SPI
- Memory Type:
- Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V
- Features:
- Cascade Pin
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- 800ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-SOIC
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 73
MCP42010T-I/SL FAQ
1.How can I place an order for MCP42010T-I/SL through Aetrix?
Please submit a Request for Quotation (RFQ) for MCP42010T-I/SL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MCP42010T-I/SL reliable?
The price and inventory of MCP42010T-I/SL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MCP42010T-I/SL is usually 5 days.
3.What payment methods are accepted for MCP42010T-I/SL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MCP42010T-I/SL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MCP42010T-I/SL?
MCP42010T-I/SL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MCP42010T-I/SL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MCP42010T-I/SL?
For technical support, including MCP42010T-I/SL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MCP42010T-I/SL requirements.
6.How does Aetrix verify that MCP42010T-I/SL is sourced from the original manufacturer or authorized distributors?
All MCP42010T-I/SL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MCP42010T-I/SL meets industry standards.
7.What is the process for return or replacement of MCP42010T-I/SL?
All MCP42010T-I/SL units undergo pre-shipment inspection (PSI). If there is an issue with MCP42010T-I/SL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MCP42010T-I/SL part is unused and in its original packaging.
Return procedure for MCP42010T-I/SL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MCP42010T-I/SL Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

