Microchip Technology MCP42010T-I/ST
- Part No.:
- MCP42010T-I/ST
- Manufacturer:
- Microchip Technology
- Category:
- Digital Potentiometers
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
MCP42010T-I/ST.pdf
- Description:
- IC DGT POT 10KOHM 256TAP 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:9,339
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MCP42010T-I/ST from Microchip Technology is a dual-channel, 256-tap, 10 kΩ digital potentiometer with SPI interface, ±1 LSB INL/DNL accuracy, 2.7–5.5V single-supply operation, and hardware shutdown/reset pins - used for precision gain/offset trimming in analog front-ends and programmable bias networks.
For engineers reviewing the MCP42010T-I/ST datasheet, MCP42010T-I/ST pinout, MCP42010T-I/ST application, or MCP42010T-I/ST equivalent, this page delivers verified electrical specs, dual-channel wiper control timing, industrial temperature support (–40°C to +85°C), and real-world design context for embedded sensor conditioning and power supply feedback loops.
Technical Context
The MCP42010T-I/ST implements two independent 8-bit resistor arrays (10 kΩ nominal) with linear taper, each controlled via a standard SPI interface (Mode 0,0 and 1,1). Wiper position is stored in volatile registers reset to 0x80 at power-up.
It features dedicated hardware pins: SHDN disconnects terminal A and shorts wiper to B across both channels; RS forces both wipers to mid-scale (0x80) on a 150 ns pulse. Channel-to-channel resistance matching is <1% at +25°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Nominal Resistance | 10 kΩ per channel - defines full-scale analog range in voltage divider or rheostat configurations |
| Resolution | 256 taps (8-bit) - enables 0.39% step resolution for fine analog tuning |
| INL / DNL | ±1 LSB max - ensures monotonicity and predictable linearity in closed-loop calibration |
| Supply Voltage | 2.7 V to 5.5 V - supports direct interfacing with 3.3 V and 5 V microcontrollers without level shifters |
| Temperature Range | –40°C to +85°C - qualified for industrial-grade embedded systems and automotive cabin modules |
| Wiper Resistance | 52 Ω typical (VDD = 5.5 V, code 0x00) - impacts low-end accuracy in current-sensing rheostat mode |
| Shutdown Current | ≤1 µA - enables ultra-low-power sleep states in battery-operated instrumentation |
Pinout & Package
14-pin TSSOP package (3.0 mm × 4.4 mm, 0.65 mm pitch), RoHS-compliant, surface-mount.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 CS | SPI chip select | Active-low enable for command latching; gates internal clock and I/O activity |
| 2 SCK | SPI clock input | Rising-edge data capture on SI; falling-edge data output on SO |
| 3 SI | SPI serial data in | Accepts 16-bit command/data frames (8-bit address + 8-bit wiper value) |
| 4 VSS | Ground reference | Common return for analog and digital sections; must be low-impedance |
| 5 PB1 | Channel 1 terminal B | Fixed end of potentiometer P1; tied to wiper during hardware shutdown |
| 6 PW1 | Channel 1 wiper | Variable tap point; connects to PA1/PB1 based on register value |
| 7 PA1 | Channel 1 terminal A | Fixed end of potentiometer P1; disconnected during hardware shutdown |
| 8 PA0 | Channel 0 terminal A | Fixed end of potentiometer P0; disconnected during hardware shutdown |
| 9 PW0 | Channel 0 wiper | Variable tap point; connects to PA0/PB0 based on register value |
| 10 PB0 | Channel 0 terminal B | Fixed end of potentiometer P0; tied to wiper during hardware shutdown |
| 11 RS | Hardware reset | 150 ns low pulse forces both wipers to 0x80; no software dependency |
| 12 SHDN | Hardware shutdown | Low assertion opens all A terminals and shorts all wipers to respective B terminals |
| 13 SO | SPI serial data out | Push-pull output for daisy-chaining multiple MCP42XXX devices |
| 14 VDD | Power supply | 2.7–5.5 V analog/digital rail; requires local 0.1 µF bypass capacitor |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent 10 kΩ channels | Enables simultaneous gain and offset adjustment in single-supply op-amp circuits without cross-talk (–95 dB) |
| Hardware SHDN and RS pins | Eliminates firmware dependency for fail-safe power-down and factory-reset recovery in safety-critical systems |
| ±1 LSB INL/DNL | Guarantees monotonic response across full 256-step range - essential for closed-loop PID tuning stability |
| 1 µA static supply current | Supports >10-year battery life in portable medical sensors using periodic calibration bursts |
| Daisy-chain SPI (SO pin) | Reduces MCU GPIO count when configuring multi-stage analog signal chains (e.g., 4-channel sensor front-end) |
Applications
| Programmable Gain Amplifier | DC Bias Adjustment |
|---|---|
Use Scenario: Configuring non-inverting amplifier gain (1 + Rf/Rin) in an industrial temperature transmitter. IC Role / Device Role / Timing Role: MCP42010T-I/ST serves as digitally adjustable Rin, with one channel setting gain and the other trimming input offset voltage. Use Value: Enables field calibration via UART command without opening enclosure; 0.39% step resolution achieves ±0.1% gain accuracy over temperature. |
Use Scenario: Setting precise DC bias points for MEMS accelerometer signal conditioning in automotive ADAS modules. IC Role / Device Role / Timing Role: MCP42010T-I/ST provides matched, temperature-stable bias voltages to dual op-amps driving differential ADC inputs. Use Value: <1% channel-to-channel resistance match ensures common-mode rejection >80 dB; hardware RS pin allows cold-boot reset to known safe bias state. |
| Power Supply Feedback Divider | Calibration Reference Trimming |
Use Scenario: Adjusting output voltage of an isolated DC-DC converter in telecom power supplies. IC Role / Device Role / Timing Role: MCP42010T-I/ST replaces mechanical trimmer in feedback path; one channel sets nominal VOUT, second compensates for transformer tolerance. Use Value: SPI interface allows remote firmware updates of output voltage; shutdown mode isolates feedback network during fault conditions. |
Use Scenario: Fine-tuning reference voltage (e.g., 2.5 V bandgap) in high-accuracy data acquisition systems. IC Role / Device Role / Timing Role: MCP42010T-I/ST acts as 3-terminal potentiometer in ratiometric divider, adjusting reference before ADC input buffer. Use Value: 10 kΩ value minimizes thermal noise contribution (<9 nV/√Hz); ±1 LSB linearity ensures calibration traceability to NIST standards. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual digital potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5232BRUZ10 | Non-volatile EEPROM storage; 2.7–5.5 V; 10 kΩ; SPI interface; no hardware SHDN/RS pins | Retains wiper settings after power cycle; lacks fail-safe hardware reset/shutdown | Choose when persistent calibration is required and MCU-controlled reset suffices |
| MCP42050T-I/ST | Same package/pinout; 50 kΩ nominal resistance; identical timing, tempco, and feature set | Higher resistance reduces wiper current loading but increases thermal noise (20 nV/√Hz vs. 9 nV/√Hz) | Choose when circuit requires higher impedance nodes or reduced power dissipation in rheostat mode |
Compared with AD5232BRUZ10 and MCP42050T-I/ST, the MCP42010T-I/ST uniquely combines volatile 10 kΩ dual-channel operation with dedicated hardware SHDN/RS pins - enabling deterministic power-down and factory-reset behavior critical in industrial control and medical diagnostics equipment.
Availability
MCP42010T-I/ST is available at Aetrix Electronics and suitable for programmable gain amplifiers, DC bias networks, power supply feedback dividers, and calibration reference trimming requiring stable component supply and guaranteed industrial temperature performance.
Supply support for MCP42010T-I/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and interface ICs for embedded control applications.
The MCP42XXX product line delivers dual-channel digital potentiometers designed for precision analog tuning in industrial, automotive, and medical systems where hardware-reliable reset and shutdown are mandatory.
FAQ
What is the maximum clock frequency supported by the MCP42010T-I/ST SPI interface?
The MCP42010T-I/ST supports up to 10 MHz SPI clock frequency at VDD = 5 V. In daisy-chain configurations, the effective maximum clock rate drops to ~5.8 MHz due to propagation delay (tDO = 80 ns) and setup time (tSU = 40 ns) constraints. All timing parameters are specified across the full industrial temperature range (–40°C to +85°C).
Does the MCP42010T-I/ST retain wiper settings after power cycling?
No, the MCP42010T-I/ST uses volatile wiper registers. Upon power-up, both channels reset to mid-scale (0x80). To preserve settings across power cycles, external non-volatile storage and MCU-initiated restore logic are required. This differs from Microchip's MCP42XXNV series, which embed EEPROM.
Can the MCP42010T-I/ST operate from a 3.3 V supply?
Yes, the MCP42010T-I/ST is fully specified for 2.7 V to 5.5 V operation. At 3.3 V, it maintains ±1 LSB INL/DNL, 10 kΩ nominal resistance (±20%), and full functionality of SHDN/RS pins. Input thresholds (VIH/VIL) scale with VDD, ensuring reliable SPI communication with 3.3 V microcontrollers.
How does hardware shutdown affect the wiper position in the MCP42010T-I/ST?
In hardware shutdown (SHDN = low), the MCP42010T-I/ST opens all terminal A connections and shorts each wiper (PW0/PW1) to its corresponding terminal B (PB0/PB1). The wiper register values remain unchanged and are restored immediately upon SHDN deassertion - enabling seamless resume of prior analog settings.
Is the MCP42010T-I/ST pin-compatible with other MCP42XXX variants?
Yes, all MCP42XXX devices in the TSSOP-14 package (including MCP42050T-I/ST and MCP42100T-I/ST) share identical pinouts and SPI protocol. Only the nominal resistance differs (10 kΩ / 50 kΩ / 100 kΩ); all electrical timing, shutdown behavior, and register mapping are identical - enabling drop-in replacement for impedance scaling.
MCP42010T-I/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 2
- Number of Taps:
- 256
- Resistance (Ohms):
- 10k
- Interface:
- SPI
- Memory Type:
- Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V
- Features:
- Cascade Pin
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- 800ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-TSSOP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 73
MCP42010T-I/ST FAQ
1.How can I place an order for MCP42010T-I/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for MCP42010T-I/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MCP42010T-I/ST reliable?
The price and inventory of MCP42010T-I/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MCP42010T-I/ST is usually 5 days.
3.What payment methods are accepted for MCP42010T-I/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MCP42010T-I/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MCP42010T-I/ST?
MCP42010T-I/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MCP42010T-I/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MCP42010T-I/ST?
For technical support, including MCP42010T-I/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MCP42010T-I/ST requirements.
6.How does Aetrix verify that MCP42010T-I/ST is sourced from the original manufacturer or authorized distributors?
All MCP42010T-I/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MCP42010T-I/ST meets industry standards.
7.What is the process for return or replacement of MCP42010T-I/ST?
All MCP42010T-I/ST units undergo pre-shipment inspection (PSI). If there is an issue with MCP42010T-I/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MCP42010T-I/ST part is unused and in its original packaging.
Return procedure for MCP42010T-I/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MCP42010T-I/ST Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

