Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Battery Chargers

Microchip Technology MCP73833T-NVI/MF

Name: MCP73833T-NVI/MF
Brand: Microchip Technology
SKU: MCP73833T-NVI/MF
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MCP73833T-NVI/MF

Manufacturer:: Microchip Technology

Category:: Battery Chargers

Package:: 10-VFDFN Exposed Pad

Datasheet:: MCP73833T-NVI/MF.pdf

Description:: IC BATT CONTRL LI-ION 1CEL 10DFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,123

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MCP73833T-NVI/MF from Microchip Technology is a stand-alone linear Li-ion/Li-polymer battery charge management controller in a 10-lead DFN-10 (3 mm × 3 mm) package. It delivers constant-current/constant-voltage charging with thermal regulation, 4.20 V ±0.75% voltage regulation, up to 1 A programmable charge current via external resistor, and integrated reverse discharge protection - optimized for USB-powered portable devices including Bluetooth headsets and digital cameras.

For engineers reviewing the MCP73833T-NVI/MF datasheet, MCP73833T-NVI/MF pinout, MCP73833T-NVI/MF application, or MCP73833T-NVI/MF equivalent, key selection considerations include its factory-set 4.20 V regulation, PG output functionality, thermistor-based temperature monitoring, thermal regulation behavior, and DFN-10 thermal performance (θ_JA = 41°C/W).

Technical Context

The MCP73833T-NVI/MF implements a fully integrated linear charging architecture with an internal P-channel MOSFET pass transistor (R_DS(on) = 300 mΩ), precision voltage reference (1.21 V), and dual-stage comparator-based control logic for preconditioning, fast charge, constant voltage, and end-of-charge states. Its thermal regulation dynamically scales charge current above ~105°C to prevent die overheating while maintaining reliability.

It features two open-drain status outputs (STAT1, STAT2), a pseudo-open-drain power-good indicator (PG), and a 50 µA thermistor bias current source with factory-trimmed 1.23 V / 0.25 V thresholds for NTC/PTC monitoring. The device supports system test (LDO) mode when THERM is driven > (VDD − 100 mV) with no battery connected.

Key Specifications

Parameter	Value and Actual Design Meaning
Voltage Regulation	4.20 V ±0.75% - factory-trimmed for single-cell Li-ion compliance; enables safe full-charge termination without external feedback.
Max Charge Current	1000 mA - set by PROG-to-VSS resistor (e.g., 1.0 kΩ); supports high-speed charging of 180–2000 mAh batteries.
Thermal Regulation	Active above ~105°C - reduces I_CHARGE to maintain junction safety; avoids thermal shutdown during sustained high-power operation.
UVLO Threshold	V_START = 3.55 V (typ), hysteresis = 100 mV - prevents erratic startup near battery voltage; ensures stable enable/disable behavior.
Thermistor Bias	50 µA ±6% - powers standard 10 kΩ NTC thermistors; enables accurate battery temperature qualification across −40°C to +85°C ambient.
Package Thermal Resistance	θ_JA = 41°C/W (DFN-10) - enables higher continuous current vs. MSOP-10 (113°C/W); critical for compact, sealed enclosures.
End-of-Charge Detection	ITERM = 5% of I_REG (typ) - terminates charge when current drops below threshold; prevents overcharge and extends cycle life.

Pinout & Package

Package: DFN-10 (3 mm × 3 mm), exposed thermal pad (EP) electrically tied to VSS. Requires solder connection of EP to PCB ground plane for optimal thermal performance and electrical stability.

Pin/Terminal	Circuit Role	Design Meaning
VDD (Pins 1, 2)	Battery management input supply	Accepts 3.75–6 V input; powers internal circuitry and gate drive; bypass with ≥1 µF to VSS.
STAT1 (Pin 3)	Charge status output	Open-drain; low during active charge, high-Z at EOC; drives LED or microcontroller interrupt.
STAT2 (Pin 4)	Charge status output	Open-drain; high-Z during charge, low at EOC; complements STAT1 for dual-state indication.
VSS (Pin 5)	0 V reference	Common return for battery negative, input supply, PROG resistor, and EP; must be low-impedance.
PROG (Pin 6)	Current regulation set	Resistor from PROG to VSS sets I_REG; floating disables charge and limits reverse discharge to <2 µA.
PG (Pin 7)	Power good indicator	Pseudo-open-drain; sinks current when VDD > UVLO and VDD > VBAT; must pull up only to VDD.
THERM (Pin 8)	Thermistor input	50 µA bias source; compares voltage to 1.23 V / 0.25 V thresholds; fault halts charging immediately.
VBAT (Pins 9, 10)	Battery charge control output	Drain of internal P-MOSFET; connects to battery positive; bypass with ≥4.7 µF ceramic for >250 mA stability.
EP (Pin 11)	Exposed thermal pad	Internally connected to VSS; mandatory PCB thermal land connection for θ_JA = 41°C/W performance.

Key Features

Feature	Design Value
Integrated pass transistor	Eliminates external MOSFET and gate driver; reduces BOM count and layout area in space-constrained USB chargers.
Programmable preconditioning	Enables safe recovery of deeply depleted cells (e.g., <2.8 V) using user-selectable % of I_REG and V_PTH thresholds.
Automatic recharge	Reinitiates charge when VBAT drops to 94–96.5% of V_REG; maintains battery readiness without host intervention.
Low-dropout LDO mode	Provides regulated system power (4.20 V) when battery absent - useful for factory test or battery-less operation.
Reverse discharge protection	Blocks battery-to-input leakage (<2 µA) when VDD removed; preserves battery charge during standby or disconnection.

Applications

USB-Powered Portable Devices	Digital Imaging Equipment
Use Scenario: Charging compact devices like Bluetooth headsets or smart pens directly from USB 2.0 ports (5 V ±5%). IC Role / Device Role / Timing Role: Stand-alone linear charger managing CC/CV profile, thermal foldback, and USB-compliant current limiting. Use Value: Enables full compliance with USB power bus specs (max 500 mA default, scalable to 1 A with proper enumeration) without host MCU involvement.	Use Scenario: Powering and charging Li-ion packs in digital cameras or action cams with rapid turnaround requirements. IC Role / Device Role / Timing Role: Battery charge controller with automatic preconditioning, timer-based safety, and thermistor-monitored charging. Use Value: Supports fast recharge of 1000–2000 mAh cells while preventing thermal runaway during extended video capture sessions.
Wearable Electronics	Industrial Handheld Terminals
Use Scenario: Integrating charging into thin-profile wearables (e.g., fitness trackers) where board space and heat dissipation are critical. IC Role / Device Role / Timing Role: Compact, thermally efficient charge manager with DFN-10 footprint and integrated thermal regulation. Use Value: Delivers 1 A charge capability in 9 mm² footprint with θ_JA = 41°C/W - enabling reliable operation in sealed plastic enclosures.	Use Scenario: Recharging ruggedized handheld terminals used in warehouse or field service applications. IC Role / Device Role / Timing Role: Robust battery management IC with −40°C to +85°C operation, UVLO hysteresis, and reverse discharge blocking. Use Value: Ensures reliable charge initiation and battery preservation across wide ambient temperatures and intermittent input conditions.

USB-Powered Portable Devices

Digital Imaging Equipment

Use Scenario: Charging compact devices like Bluetooth headsets or smart pens directly from USB 2.0 ports (5 V ±5%).

IC Role / Device Role / Timing Role: Stand-alone linear charger managing CC/CV profile, thermal foldback, and USB-compliant current limiting.

Use Value: Enables full compliance with USB power bus specs (max 500 mA default, scalable to 1 A with proper enumeration) without host MCU involvement.

Use Scenario: Powering and charging Li-ion packs in digital cameras or action cams with rapid turnaround requirements.

IC Role / Device Role / Timing Role: Battery charge controller with automatic preconditioning, timer-based safety, and thermistor-monitored charging.

Use Value: Supports fast recharge of 1000–2000 mAh cells while preventing thermal runaway during extended video capture sessions.

Wearable Electronics

Industrial Handheld Terminals

Use Scenario: Integrating charging into thin-profile wearables (e.g., fitness trackers) where board space and heat dissipation are critical.

IC Role / Device Role / Timing Role: Compact, thermally efficient charge manager with DFN-10 footprint and integrated thermal regulation.

Use Value: Delivers 1 A charge capability in 9 mm² footprint with θ_JA = 41°C/W - enabling reliable operation in sealed plastic enclosures.

Use Scenario: Recharging ruggedized handheld terminals used in warehouse or field service applications.

IC Role / Device Role / Timing Role: Robust battery management IC with −40°C to +85°C operation, UVLO hysteresis, and reverse discharge blocking.

Use Value: Ensures reliable charge initiation and battery preservation across wide ambient temperatures and intermittent input conditions.

Equivalent & Alternatives

The following parts are listed as comparable options for similar linear Li-ion charge management applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
BQ24075RGTR	Fixed 4.2 V regulation, no PG output, 1.5 A max current, 16-pin QFN; lacks thermistor input and system test (LDO) mode.	Targeted at higher-current USB hosts; requires external thermistor interface if temperature monitoring needed.	Select when higher current (1.5 A) and smaller solution size outweigh need for integrated thermal sensing and PG status.
MCP73831T-2DCI/OT	Same family, SOT-23-5 package; fixed 4.2 V, 500 mA max, no PG or THERM pins; simplified feature set.	Designed for ultra-low-cost, space-limited applications where full feature set is unnecessary.	Select for cost-sensitive, low-power wearables where thermistor monitoring and PG signaling are omitted.

Compared with BQ24075RGTR and MCP73831T-2DCI/OT, the MCP73833T-NVI/MF uniquely combines PG status reporting, integrated thermistor bias/comparison, system test (LDO) mode, and DFN-10 thermal efficiency - making it optimal for USB-powered portable designs requiring robust safety and debug flexibility without external components.

Availability

MCP73833T-NVI/MF is available at Aetrix Electronics and suitable for USB-powered portable devices, digital imaging equipment, wearable electronics, and industrial handheld terminals requiring stable component supply, long-term lifecycle support, and consistent parametric performance.

Supply support for MCP73833T-NVI/MF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology is a leading provider of microcontrollers, analog, and interface ICs, with deep expertise in power management and battery solutions for embedded systems.

The MCP73833/4 product line was designed specifically for cost-sensitive, space-constrained Li-ion/Li-polymer charging applications - emphasizing integration, thermal resilience, and USB compliance without host processor dependency.

FAQ

What is the factory-set voltage regulation for MCP73833T-NVI/MF?

The MCP73833T-NVI/MF has a factory-set constant-voltage regulation of 4.20 V ±0.75%, optimized for standard single-cell Li-ion batteries. This value is laser-trimmed during manufacturing and cannot be adjusted externally. It ensures precise full-charge termination without requiring external feedback resistors or calibration - a key differentiator from adjustable-charge-voltage controllers. The MCP73833T-NVI/MF datasheet confirms this specification in Section 1.0 Electrical Characteristics under "Regulated Output Voltage".

Does MCP73833T-NVI/MF support thermistor-based temperature monitoring?

Yes, the MCP73833T-NVI/MF includes a dedicated THERM pin with an internal 50 µA ±6% current source and factory-trimmed comparators (1.23 V upper / 0.25 V lower thresholds) for direct NTC or PTC thermistor interfacing. When out-of-range voltage is detected, charging halts immediately and status outputs reflect fault condition. No external biasing components are required - the MCP73833T-NVI/MF handles full temperature qualification autonomously per Section 5.1.4 of the datasheet.

What is the function of the PG pin on MCP73833T-NVI/MF?

The PG (Power Good) pin on MCP73833T-NVI/MF is a pseudo-open-drain output that sinks current when VDD exceeds the UVLO threshold (≥3.55 V) and remains greater than the battery voltage (VBAT). It signals valid input power presence and is intended for system-level power sequencing or host notification. Unlike true open-drain outputs, PG has an internal diode path to VDD - so it must only be pulled up to VDD, not to another rail. This behavior is documented in Section 3.5 and Table 5-1 of the MCP73833T-NVI/MF datasheet.

Can MCP73833T-NVI/MF operate without a battery connected?

Yes, the MCP73833T-NVI/MF supports System Test (LDO) mode: when THERM is driven above (VDD − 100 mV) and no battery is present at VBAT, the device regulates VBAT to its factory-set voltage (4.20 V) and supplies up to the programmed fast-charge current. This mode enables board-level functional testing, firmware validation, or battery-less system operation. The MCP73833T-NVI/MF exits this mode automatically when THERM is released or input power is cycled - as specified in Section 5.1.4.1.

What package type and thermal performance does MCP73833T-NVI/MF use?

The MCP73833T-NVI/MF uses a 10-lead DFN-10 package (3 mm × 3 mm) with an exposed thermal pad (EP) internally connected to VSS. Its thermal resistance is θ_JA = 41°C/W on a 4-layer JEDEC-standard board under natural convection - significantly lower than the MSOP-10 variant (113°C/W). This enables higher continuous charge current and improved reliability in thermally constrained layouts. Proper EP soldering to a PCB ground plane is mandatory to achieve this rating, per Package Types section and Thermal Package Resistances table in the datasheet.

MCP73833T-NVI/MF Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 10-VFDFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Battery Chemistry:: Lithium Ion/Polymer

Number of Cells:: 1

Current - Charging:: Constant - Programmable

Programmable Features:: Current

Fault Protection:: Over Temperature

Charge Current - Max:: 1.1A

Battery Pack Voltage:: 4.35V

Voltage - Supply (Max):: 6V

Interface:: -

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 10-DFN (3x3)

MCP73833T-NVI/MF FAQ

1.How can I place an order for MCP73833T-NVI/MF through Aetrix?

Please submit a Request for Quotation (RFQ) for MCP73833T-NVI/MF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MCP73833T-NVI/MF reliable?

The price and inventory of MCP73833T-NVI/MF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MCP73833T-NVI/MF is usually 5 days.

3.What payment methods are accepted for MCP73833T-NVI/MF?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MCP73833T-NVI/MF transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MCP73833T-NVI/MF?

MCP73833T-NVI/MF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MCP73833T-NVI/MF order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MCP73833T-NVI/MF?

For technical support, including MCP73833T-NVI/MF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MCP73833T-NVI/MF requirements.

6.How does Aetrix verify that MCP73833T-NVI/MF is sourced from the original manufacturer or authorized distributors?

All MCP73833T-NVI/MF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MCP73833T-NVI/MF meets industry standards.

7.What is the process for return or replacement of MCP73833T-NVI/MF?

All MCP73833T-NVI/MF units undergo pre-shipment inspection (PSI). If there is an issue with MCP73833T-NVI/MF, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MCP73833T-NVI/MF part is unused and in its original packaging.

Return procedure for MCP73833T-NVI/MF:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…