My Inquiry
My Account
Microchip Technology MCP73834T-NVI/MF
- Part No.:
- MCP73834T-NVI/MF
- Manufacturer:
- Microchip Technology
- Category:
- Battery Chargers
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
MCP73834T-NVI/MF.pdf
- Description:
- IC BATT CONTRL LI-ION 1CEL 10DFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,846
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MCP73834T-NVI/MF from Microchip Technology is a stand-alone linear Li-ion/Li-polymer battery charge management controller in a 10-lead DFN-10 (3 mm × 3 mm) package. It delivers constant-current/constant-voltage charging with thermal regulation, 4.20 V ±0.75% voltage regulation, up to 1 A programmable charge current via external resistor, and integrated reverse discharge protection - designed for USB-powered portable devices requiring compact, reliable single-cell charging.
For engineers reviewing the MCP73834T-NVI/MF datasheet, MCP73834T-NVI/MF pinout, MCP73834T-NVI/MF application, or MCP73834T-NVI/MF equivalent, key selection criteria include its timer-enable (TE) input for system-controlled safety timing, thermistor-based temperature qualification, low-dropout LDO test mode, and precise ±0.75% voltage regulation across -40°C to +85°C ambient operation.
Technical Context
The MCP73834T-NVI/MF implements a fully autonomous linear charging algorithm with preconditioning, fast-charge, constant-voltage, and automatic recharge phases. Its internal P-channel MOSFET pass transistor (RDS(on) = 300 mΩ max) enables direct battery connection at VBAT, while thermal regulation dynamically scales charge current above 105°C junction temperature to prevent overheating.
Unlike the MCP73833 variant, this part features a dedicated Timer Enable (TE) input compatible with 1.8 V logic - allowing host systems to suspend the internal safety timer during mixed load-charging scenarios. The THERM pin integrates a 50 µA bias current source for NTC/PTC thermistors and supports system test (LDO) mode when driven above (VDD − 100 mV) with no battery connected.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Voltage Regulation | 4.20 V ±0.75% - factory-trimmed reference ensures accurate full-charge termination for standard Li-ion cells without external feedback components. |
| Max Charge Current | 1000 mA - set by 1.0 kΩ PROG-to-VSS resistor; enables rapid charging of 1000–2000 mAh batteries in space-constrained USB applications. |
| Thermal Regulation Threshold | Junction temperature >105°C - automatically reduces charge current to maintain safe die temperature and extend IC lifetime under high-power or poor-heat-sink conditions. |
| Timer Enable Input (TE) | 1.8 V logic-compatible - allows microcontroller-level control over internal safety timer, enabling dynamic suspension during system power-up or concurrent load operation. |
| THERM Bias Current | 50 µA ±6% - stable current source for 10 kΩ NTC thermistors; eliminates supply ripple sensitivity and enables accurate battery temperature monitoring from −40°C to +85°C. |
| UVLO Hysteresis | 100 mV - prevents oscillation during input voltage ramp-up/down; ensures clean entry/exit from shutdown when VDD crosses 3.45 V (start) and 3.45 V (stop). |
| Operating Temp Range | −40°C to +85°C - fully specified industrial-grade performance; supports deployment in consumer electronics, wearables, and medical portable devices. |
Pinout & Package
Package: DFN-10 (3 mm × 3 mm), exposed thermal pad (EP) electrically tied to VSS. Requires soldering EP to PCB ground plane for thermal performance and electrical stability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Pins 1, 2) | Battery management input supply | Accepts 3.75–6 V input; powers internal circuitry and enables UVLO detection; bypass with ≥1 µF to VSS. |
| STAT1, STAT2 (Pins 3, 4) | Open-drain charge status outputs | Drive LEDs or interface to MCU GPIO; STAT1 = LOW during charging, STAT2 = LOW at end-of-charge; Hi-Z in shutdown/standby. |
| VSS (Pin 5) | 0 V reference | Common return for battery negative, input supply, PROG resistor, and EP; must be low-impedance ground path. |
| PROG (Pin 6) | Current regulation set and enable | Resistor from PROG to VSS sets fast-charge current (IREG = 1000 V/RPROG); floating disables charging and limits reverse discharge to <2 µA. |
| TE (Pin 7) | Timer Enable input | Low = enable internal safety timer; high = disable timer; 1.8 V logic compatible; critical for system-aware charge sequencing. |
| THERM (Pin 8) | Thermistor input | 50 µA bias current source for NTC/PTC; compares voltage to 1.23 V / 0.25 V thresholds; fault halts charging and holds timer. |
| VBAT (Pins 9, 10) | Battery charge control output | Drain of internal P-MOSFET; connects directly to battery positive; bypass with ≥4.7 µF ceramic capacitor for stability at IOUT >250 mA. |
| EP (Pin 11) | Exposed thermal pad | Internally connected to VSS; must be soldered to PCB ground plane to achieve θJA = 41°C/W and sustain 1 A continuous operation. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated P-MOSFET pass transistor | Eliminates external high-side switch; RDS(on) ≤300 mΩ enables efficient 1 A charging with minimal board area and BOM count. |
| Programmable preconditioning & termination | Precondition current ratio (7.5–100%) and termination threshold (3.75–25% of IREG) are factory-configured per variant - supports diverse cell chemistries and aging profiles. |
| System Test (LDO) Mode | Enables regulated 4.20 V output without battery when THERM > (VDD − 100 mV); provides stable system power during development or battery-less operation. |
| Reverse discharge protection | Blocks battery-to-input leakage (<2 µA typical) when VDD is absent or below VBAT - preserves battery charge during device standby or disconnection. |
| Thermal shutdown with hysteresis | Halts charging at 150°C (±5°C) and resumes only after 10°C cooldown - adds fail-safe layer beyond thermal regulation for catastrophic overtemperature events. |
Applications
| USB-Powered Portable Devices | Wearable Health Monitors |
|---|---|
Use Scenario: Charging compact Bluetooth earbuds or power banks directly from USB 2.0 ports (5 V, 500 mA). IC Role / Device Role / Timing Role: Stand-alone linear charger managing CC/CV profile, UVLO, and automatic recharge without MCU intervention. Use Value: Enables certified USB compliance with <1 A input current, 4.20 V ±0.75% regulation, and thermal foldback - eliminating need for external current sensing or voltage trimming. | Use Scenario: Recharging small-form-factor pulse oximeters or ECG patches with embedded Li-polymer cells. IC Role / Device Role / Timing Role: Battery management controller providing temperature-qualified charging via NTC thermistor and automatic end-of-charge signaling to host MCU. Use Value: Ensures safe charging within medical-grade thermal limits (−40°C to +85°C), leverages TE pin to pause timer during sensor data acquisition bursts. |
| Industrial Handheld Terminals | Smart Home Sensors |
Use Scenario: Powering ruggedized barcode scanners or RFID readers with replaceable Li-ion packs in warehouse environments. IC Role / Device Role / Timing Role: Primary charge controller handling deep-discharge preconditioning, fast-charge recovery, and automatic recharge after partial load cycles. Use Value: Supports reliable field operation with 100% precondition current option and 4.20 V regulation - maintains cell longevity despite frequent partial discharges and wide ambient temperature swings. | Use Scenario: Enabling multi-year battery life in battery-operated Zigbee/Z-Wave motion or door sensors. IC Role / Device Role / Timing Role: Low-quiescent charger (150 µA standby) that minimizes self-discharge while supporting trickle-charge recovery from storage voltages as low as 2.3 V. Use Value: Extends shelf life and field service intervals via ultra-low ISS (150 µA typ. in charge-complete mode) and reverse leakage <0.25 µA - critical for 10+ year deployments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar linear Li-ion charge management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP73833T-NVI/MF | Replaces TE pin with PG (Power Good) open-drain output; lacks timer enable functionality; identical voltage/current specs and package. | Suitable for simpler USB chargers where host-controlled timer suspension is unnecessary; PG output signals input power presence rather than enabling system coordination. | Select MCP73833T-NVI/MF when power-good indication suffices and no MCU-level timer control is required - reduces firmware complexity. |
| BQ24075RGTR | TI part with integrated LDO, higher 1.5 A max current, but requires external MOSFET for reverse blocking; no factory-set voltage options - uses external resistive divider. | Better suited for designs needing dual-output (charger + LDO) or >1 A charging; lacks built-in thermistor interface and fixed 4.20 V option - demands more external components and calibration effort. | Choose BQ24075RGTR only if LDO integration or >1 A current is mandatory; accept added layout complexity and absence of factory-trimmed voltage accuracy. |
Compared with MCP73833T-NVI/MF, the MCP73834T-NVI/MF trades PG functionality for TE control - enabling safer mixed-load charging in intelligent peripherals. Against BQ24075RGTR, it offers superior out-of-box accuracy (±0.75% vs. ±1%), lower component count, and native thermistor support - at the cost of fixed voltage options and no integrated LDO.
Availability
MCP73834T-NVI/MF is available at Aetrix Electronics and suitable for USB-powered portable devices, wearable health monitors, industrial handheld terminals, and smart home sensors requiring stable component supply, long-term lifecycle support, and guaranteed factory-trimmed voltage accuracy.
Supply support for MCP73834T-NVI/MF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog, FPGA, and connectivity solutions, serving automotive, industrial, consumer, and communications markets with vertically integrated silicon and software.
The MCP7383x family delivers highly integrated, space-efficient linear battery chargers targeting cost-sensitive, size-constrained portable electronics - emphasizing autonomous operation, thermal safety, and USB-compliant power management.
FAQ
What is the factory-set voltage regulation for MCP73834T-NVI/MF?
The MCP73834T-NVI/MF is factory-trimmed to 4.20 V ±0.75% constant-voltage regulation - optimized for standard single-cell Li-ion and Li-polymer batteries. This value is fixed and not user-adjustable; other variants (e.g., MCP73834T-2DCI/MF) offer 4.35 V, 4.40 V, or 4.50 V options, but MCP73834T-NVI/MF specifically implements the 4.20 V setting per Microchip's product identification system.
How does the TE pin on MCP73834T-NVI/MF differ from the PG pin on MCP73833T-NVI/MF?
The TE (Timer Enable) pin on MCP73834T-NVI/MF is an input that controls the internal safety timer: logic-low enables timing, logic-high disables it. In contrast, the PG (Power Good) pin on MCP73833T-NVI/MF is an open-drain output indicating valid input power. MCP73834T-NVI/MF replaces PG with TE - making it the correct choice when host firmware must coordinate charge timing with system activity, unlike MCP73833T-NVI/MF which signals input status.
Can MCP73834T-NVI/MF operate without a battery connected?
Yes - MCP73834T-NVI/MF supports System Test (LDO) Mode. When the THERM pin is driven above (VDD − 100 mV) and no battery is present at VBAT, the device regulates VBAT to its factory-set voltage (4.20 V) with current limited by the PROG resistor. This enables bench testing, system bring-up, or battery-less operation - confirmed in DS22005B Section 5.1.4.1 and Figure 4-1 flowchart.
What thermal performance can be expected from MCP73834T-NVI/MF in DFN-10 package?
In the DFN-10 (3 mm × 3 mm) package with exposed thermal pad (EP) soldered to a 4-layer PCB ground plane, MCP73834T-NVI/MF achieves θJA = 41°C/W under natural convection (DS22005B page 5). At 1 A charge current and 6 V input, this enables sustained operation without thermal shutdown in typical ambient conditions - provided EP is properly connected to VSS and sufficient copper area is allocated for heat dissipation.
Does MCP73834T-NVI/MF support preconditioning for deeply depleted batteries?
Yes - MCP73834T-NVI/MF enters preconditioning (trickle-charge) mode when VBAT falls below the factory-set threshold (66.5% of VREG, i.e., ~2.80 V for 4.20 V variant). It then supplies a percentage of the programmed fast-charge current (selectable 7.5–100% ratio) to safely recover cells down to 2.3 V, preventing lithium plating. This behavior is fully documented in Sections 4.3 and 1.0 of DS22005B and applies identically to MCP73834T-NVI/MF.
MCP73834T-NVI/MF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Battery Chemistry:
- Lithium Ion/Polymer
- Number of Cells:
- 1
- Current - Charging:
- Constant - Programmable
- Programmable Features:
- Current
- Fault Protection:
- Over Temperature
- Charge Current - Max:
- 1.1A
- Battery Pack Voltage:
- 4.35V
- Voltage - Supply (Max):
- 6V
- Interface:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
MCP73834T-NVI/MF FAQ
1.How can I place an order for MCP73834T-NVI/MF through Aetrix?
Please submit a Request for Quotation (RFQ) for MCP73834T-NVI/MF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MCP73834T-NVI/MF reliable?
The price and inventory of MCP73834T-NVI/MF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MCP73834T-NVI/MF is usually 5 days.
3.What payment methods are accepted for MCP73834T-NVI/MF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MCP73834T-NVI/MF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MCP73834T-NVI/MF?
MCP73834T-NVI/MF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MCP73834T-NVI/MF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MCP73834T-NVI/MF?
For technical support, including MCP73834T-NVI/MF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MCP73834T-NVI/MF requirements.
6.How does Aetrix verify that MCP73834T-NVI/MF is sourced from the original manufacturer or authorized distributors?
All MCP73834T-NVI/MF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MCP73834T-NVI/MF meets industry standards.
7.What is the process for return or replacement of MCP73834T-NVI/MF?
All MCP73834T-NVI/MF units undergo pre-shipment inspection (PSI). If there is an issue with MCP73834T-NVI/MF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MCP73834T-NVI/MF part is unused and in its original packaging.
Return procedure for MCP73834T-NVI/MF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MCP73834T-NVI/MF Tags
-
BQ21040DBVR
Texas Instruments
-
MCP73812T-420I/OT
Microchip Technology
-
MCP73831T-2ACI/OT
Microchip Technology
-
MCP73832T-2ACI/OT
Microchip Technology
-
MCP73831T-2DCI/OT
Microchip Technology
-
MCP73832T-2DCI/OT
Microchip Technology
-
MCP73831T-2ATI/OT
Microchip Technology
-
MCP73832T-2ATI/OT
Microchip Technology
-
MCP73831T-5ACI/OT
Microchip Technology
-
MCP73832T-2ACI/MC
Microchip Technology
-
MCP73831T-2ACI/MC
Microchip Technology
-
MCP73831T-2ATI/MC
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
