Microchip Technology MCP795B10T-I/SL
- Part No.:
- MCP795B10T-I/SL
- Manufacturer:
- Microchip Technology
- Category:
- Real Time Clocks
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
MCP795B10T-I/SL.pdf
- Description:
- IC RTC CLK/CALENDAR SPI 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,845
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MCP795B10T-I/SL from Microchip Technology is a SPI real-time clock/calendar (RTCC) IC with integrated 64-byte battery-backed SRAM, 1 Kbit EEPROM, and dual programmable alarms. It features 32 kHz boot-up clock at power-up, digital trimming (±255 ppm), power-fail time-stamping, and operates from 1.8V to 5.5V VCC or 1.3V to 5.5V VBAT - used in industrial metering, backup power systems, and embedded data loggers requiring precise timekeeping under brownout conditions.
For engineers reviewing the MCP795B10T-I/SL datasheet, MCP795B10T-I/SL pinout, MCP795B10T-I/SL application, or MCP795B10T-I/SL equivalent, key selection criteria include VBAT switchover voltage (1.3–1.7 V), <700 nA timekeeping current at 1.8 V, 10 MHz SPI interface, 32 kHz CLKOUT/BOOT functionality, and support for EUI-48™/EUI-64™ unique ID programming.
Technical Context
The MCP795B10T-I/SL implements a crystal-based RTCC with digital calibration logic that adjusts timekeeping by ±255 ppm in 1 ppm steps per minute. Its oscillator block accepts external 32.768 kHz tuning fork crystals on X1/X2 and supports external CMOS clock input via X1 when X2 is NC.
It integrates dual event detect inputs (EVHS/EVLS) - EVHS supports pulse counting (1st/4th/16th/32nd edge), while EVLS provides programmable debounce (31 ms or 500 ms). The device uses a dedicated WDO pin for watchdog output and shares IRQ for alarms and events, both open-drain with 10 mA sink capability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.8 V to 5.5 V - supports wide-input industrial power rails and direct connection to microcontroller I/O domains. |
| VBAT Range | 1.3 V to 5.5 V - enables reliable timekeeping and SRAM retention down to 1.3 V during main supply failure. |
| Timekeeping Current | <700 nA at 1.8 V VBAT - extends coin-cell battery life beyond 10 years in typical backup configurations. |
| SPI Clock Speed | Up to 10 MHz - allows fast register access and EEPROM writes without CPU bottleneck in high-throughput logging. |
| Calibration Range | ±255 ppm in 1 ppm steps - enables field-trimmed accuracy better than ±5 ppm/year after compensation. |
| Alarm Resolution | Alarm 1 supports hundredths-of-second compare - enables precise scheduling of time-critical firmware actions. |
| EEPROM Endurance | 1 million erase/write cycles - ensures robust firmware update logging and configuration storage over product lifetime. |
Pinout & Package
Package: 14-lead SOIC (Small Outline Integrated Circuit), RoHS-compliant, surface-mount, 3.9 mm × 8.7 mm footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (X1) | Crystal Input / External Clock Input | Drives internal oscillator with 32.768 kHz crystal; accepts CMOS clock signal if X2 is NC. |
| 2 (X2) | Crystal Output | Output node of internal oscillator circuit; must be left unconnected when using external clock on X1. |
| 3 (VBAT) | Battery Backup Supply | Provides continuous power to RTC registers and SRAM during VCC loss; activates automatic switchover at 1.3–1.7 V. |
| 4 (WDO) | Watchdog Output | Open-drain N-channel output; pulses low on watchdog timeout (user-configurable duration); requires external pull-up. |
| 5 (IRQ) | Interrupt/Event Output | Shared open-drain output for alarms and event detects; remains asserted until software clears flag in register 0x0B. |
| 6 (CS) | Chip Select | Active-low SPI enable; forces standby mode when high; initiates internal write cycle on low-to-high transition after valid command. |
| 7 (VSS) | Ground Reference | Primary ground return for digital and analog circuitry; must be low-impedance connection to system GND plane. |
| 8 (SCK) | SPI Clock Input | Synchronizes serial data transfer; rising edge latches SI, falling edge updates SO; supports up to 10 MHz. |
| 9 (SI) | SPI Data Input | Receives instruction, address, and data bytes MSb-first; sampled on SCK rising edge. |
| 10 (SO) | SPI Data Output | Transmits register/EEPROM/SRAM data MSb-first; driven after SCK falling edge; high-impedance when CS is high. |
| 11 (EVLS) | Low-Speed Event Detect | Debounced input for mechanical switches; configurable 31 ms or 500 ms filter; operates from VCC or VBAT. |
| 12 (EVHS) | High-Speed Event Detect | Edge-triggered (rising/falling) input with programmable pulse count (1st/4th/16th/32nd); supports encoder or pulse train monitoring. |
| 13 (CLKOUT/BOOT) | Programmable Clock Output | Push-pull output delivering 1 Hz / 4.096 kHz / 8.192 kHz / 32.768 kHz; asserts 32 kHz at power-up for MCP795BXX variants. |
| 14 (VCC) | Main Power Supply | Primary operating supply; powers all digital logic, SPI interface, and EEPROM write operations; range 1.8–5.5 V. |
Key Features
| Feature | Design Value |
|---|---|
| 32 kHz Boot-up Clock | Guarantees immediate timebase availability at power-on without waiting for crystal stabilization - critical for fast-boot systems. |
| Dual Event Detect Inputs | EVHS + EVLS provide simultaneous high-speed pulse counting and noise-immune switch detection - eliminates need for external debouncing circuitry. |
| Power-Fail Time-Stamping | Automatically logs timestamp on VCC drop and restore - enables accurate outage duration measurement in energy meters and UPS controllers. |
| On-Chip Digital Trimming | Software-adjustable ±255 ppm compensation eliminates manual capacitor tuning and reduces BOM cost vs. TCXO solutions. |
| Protected 128-bit Unique ID | EUI-48™ or EUI-64™ MAC address preprogrammed or user-programmable via unlock sequence - supports secure device identity and network provisioning. |
Applications
| Smart Energy Metering | Industrial Data Logger |
|---|---|
Use Scenario: Utility-grade electricity meter recording consumption every 15 minutes with tamper detection and outage logging. IC Role / Device Role / Timing Role: Primary timekeeping engine with power-fail timestamping, alarm-driven data upload triggers, and EEPROM-stored tariff schedules. Use Value: Maintains sub-second time accuracy across 10+ year deployments using coin-cell backup; logs exact outage start/end times for billing reconciliation. | Use Scenario: Remote environmental sensor node logging temperature/humidity every 30 seconds, transmitting daily summaries via LoRaWAN. IC Role / Device Role / Timing Role: Low-power RTC coordinating sampling intervals, managing sleep/wake cycles, and timestamping each logged entry in battery-backed SRAM. Use Value: Enables >5-year operation on CR2032 via <700 nA VBAT current; hundredths-of-second alarm resolution ensures precise interval alignment. |
| Medical Infusion Pump | POS Terminal with Audit Trail |
Use Scenario: Battery-powered infusion pump tracking dose delivery time, operator login sessions, and error events for FDA audit compliance. IC Role / Device Role / Timing Role: Secure time source for encrypted event logs; uses protected EEPROM for immutable audit records and unique ID for device traceability. Use Value: Meets IEC 62304 requirements for deterministic time stamping; EUI-48™ ID enables HIPAA-compliant device identification in hospital networks. | Use Scenario: Retail point-of-sale terminal recording transaction timestamps, cashier logins, and firmware update history with anti-tampering protection. IC Role / Device Role / Timing Role: Trusted time anchor for financial transaction logging; leverages SRAM + EEPROM with software write-protection for regulatory evidence integrity. Use Value: Prevents timestamp manipulation via hardware-enforced VBAT-backed memory; 1 M-cycle EEPROM endurance supports 10+ years of daily transaction logging. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time clock/calendar applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP795W10T-I/SL | Lacks 32 kHz boot-up clock; no CLKOUT/BOOT assertion at power-on; identical SRAM, EEPROM, alarms, and calibration. | Suitable where immediate post-reset clock availability is not required; lower cost for non-critical timing startup. | Select MCP795W10T-I/SL only if boot-time clock output is unnecessary and cost optimization is prioritized over guaranteed power-on timing readiness. |
| DS3231M+ | Integrated TCXO (±2 ppm accuracy); higher VCC current (~120 µA); no EVHS/EVLS inputs; no programmable WDO; different SPI protocol. | Better accuracy for precision instrumentation; lacks event detection and watchdog output - requires external components for those functions. | Choose DS3231M+ when absolute time accuracy dominates design requirements and additional GPIO/peripheral functions are handled elsewhere. |
Compared with MCP795W10T-I/SL, the MCP795B10T-I/SL adds guaranteed 32 kHz clock output at power-up - eliminating startup delay in time-sensitive boot sequences. Versus DS3231M+, it trades ±2 ppm TCXO accuracy for integrated event detection, watchdog, and lower VBAT current, making it more suitable for cost-constrained, feature-rich embedded systems.
Availability
MCP795B10T-I/SL is available at Aetrix Electronics and suitable for industrial metering, medical device logging, and POS terminal applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for MCP795B10T-I/SL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a U.S.-based semiconductor manufacturer specializing in microcontrollers, analog devices, and timing solutions, with global manufacturing and quality certifications including ISO 9001 and AEC-Q200 for automotive-grade parts.
The MCP795XXX product line delivers highly integrated SPI real-time clock/calendars with battery switchover, event detection, and nonvolatile memory - designed for industrial, medical, and metering systems needing robust timekeeping under variable power conditions.
FAQ
What is the primary function of the MCP795B10T-I/SL?
The MCP795B10T-I/SL is a SPI real-time clock/calendar IC with integrated 64-byte battery-backed SRAM and 1 Kbit EEPROM. Its core function is to maintain accurate time and date across power cycles using an external 32.768 kHz crystal, while supporting alarms, event detection, watchdog timer, and power-fail timestamping. The MCP795B10T-I/SL specifically guarantees 32 kHz clock output at power-up - a key differentiator from the W-series variants.
Does the MCP795B10T-I/SL require an external crystal?
Yes, the MCP795B10T-I/SL requires an external 32.768 kHz tuning fork crystal connected between X1 and X2 pins for standard operation. However, it also supports external CMOS clock input on X1 (with X2 left unconnected) via the EXTOSC bit in Control Register 0x08. The MCP795B10T-I/SL does not include an internal oscillator - crystal or external clock is mandatory for timekeeping.
How does the VBAT switchover work on the MCP795B10T-I/SL?
The MCP795B10T-I/SL automatically switches from VCC to VBAT when VCC drops below the switchover threshold of 1.3–1.7 V (typical 1.5 V). This transition preserves RTC register contents, SRAM data, and oscillator operation. The VBATEN bit (Register 0x04:3) must be set to enable VBAT connection. The MCP795B10T-I/SL also logs timestamps at both power-down and power-up via dedicated registers (0x18–0x1F and 0x1C–0x1F).
What memory resources are available on the MCP795B10T-I/SL?
The MCP795B10T-I/SL provides three memory types: (1) 64-byte battery-backed SRAM (addresses 0x20–0x5F), retained during VCC loss; (2) 1 Kbit (128-byte) EEPROM with software write-protection and page-write capability; and (3) a protected 128-bit unique ID space supporting EUI-48™ or EUI-64™ MAC addresses. All memory is accessible via SPI, and the MCP795B10T-I/SL supports up to 1 million EEPROM write cycles.
Can the MCP795B10T-I/SL generate multiple clock frequencies?
Yes, the MCP795B10T-I/SL's CLKOUT/BOOT pin can generate four selectable frequencies: 1 Hz, 4.096 kHz, 8.192 kHz, or 32.768 kHz - configured via RS2:RS0 bits (Control Register 0x08:2–0). Additionally, the MCP795B10T-I/SL asserts 32 kHz on this pin at power-up regardless of register settings, providing immediate clock availability before firmware initialization.
MCP795B10T-I/SL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Clock/Calendar
- Features:
- Alarm, EEPROM, Leap Year, Square Wave Output, SRAM, Unique ID, Watchdog Timer
- Memory Size:
- 64B
- Time Format:
- HH:MM:SS:hh (12/24 hr)
- Date Format:
- YY-MM-DD-dd
- Interface:
- SPI
- Voltage - Supply:
- 1.8V ~ 5.5V
- Voltage - Supply, Battery:
- 1.3V ~ 5.5V
- Current - Timekeeping (Max):
- 1µA @ 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-SOIC
MCP795B10T-I/SL FAQ
1.How can I place an order for MCP795B10T-I/SL through Aetrix?
Please submit a Request for Quotation (RFQ) for MCP795B10T-I/SL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MCP795B10T-I/SL reliable?
The price and inventory of MCP795B10T-I/SL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MCP795B10T-I/SL is usually 5 days.
3.What payment methods are accepted for MCP795B10T-I/SL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MCP795B10T-I/SL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MCP795B10T-I/SL?
MCP795B10T-I/SL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MCP795B10T-I/SL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MCP795B10T-I/SL?
For technical support, including MCP795B10T-I/SL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MCP795B10T-I/SL requirements.
6.How does Aetrix verify that MCP795B10T-I/SL is sourced from the original manufacturer or authorized distributors?
All MCP795B10T-I/SL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MCP795B10T-I/SL meets industry standards.
7.What is the process for return or replacement of MCP795B10T-I/SL?
All MCP795B10T-I/SL units undergo pre-shipment inspection (PSI). If there is an issue with MCP795B10T-I/SL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MCP795B10T-I/SL part is unused and in its original packaging.
Return procedure for MCP795B10T-I/SL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MCP795B10T-I/SL Tags

-
MCP7940N-I/SN
Microchip Technology

-
MCP7940MT-I/MNY
Microchip Technology

-
PCF85063ATL/1,118
NXP USA Inc.

-
MCP7940NT-I/SN
Microchip Technology

-
MCP7940NT-I/MS
Microchip Technology

-
MCP7940N-I/MS
Microchip Technology

-
PCF85063AT/AY
NXP USA Inc.
-
PCF85063TP/1Z
NXP Semiconductors

-
PCF85063ATT/AJ
NXP USA Inc.

-
MCP7940NT-E/SN
Microchip Technology

-
MCP7940NT-I/MNY
Microchip Technology

-
MCP79400T-I/SN
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

