Microchip Technology MCP795B11-I/ST
- Part No.:
- MCP795B11-I/ST
- Manufacturer:
- Microchip Technology
- Category:
- Real Time Clocks
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
MCP795B11-I/ST.pdf
- Description:
- IC RTC CLK/CALENDAR SPI 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,657
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MCP795B11-I/ST from Microchip Technology is a SPI real-time clock/calendar (RTCC) IC with integrated 64-byte battery-backed SRAM, 1 Kbit EEPROM, EUI-48™ unique ID, and 32 kHz boot-up clock at power-up. It supports digital trimming (±255 ppm), dual programmable alarms, power-fail time-stamping, and operates from 1.8V to 5.5V VCC or 1.3V to 5.5V VBAT for industrial embedded systems requiring accurate timekeeping during main power loss.
For engineers reviewing the MCP795B11-I/ST datasheet, MCP795B11-I/ST pinout, MCP795B11-I/ST application, or MCP795B11-I/ST equivalent, key selection criteria include its 32 kHz boot-up capability, VBAT timekeeping current <700 nA @ 1.8V, 10 MHz SPI interface, dual event detect inputs (EVHS/EVLS), and integrated watchdog timer with dedicated WDO pin.
Technical Context
The MCP795B11-I/ST implements a crystal-based RTCC with on-chip oscillator driving X1/X2 pins, supporting external 32.768 kHz tuning fork crystals and load capacitors. Its 32 kHz boot-up clock on CLKOUT/BOOT enables immediate timing reference at power-on without waiting for crystal stabilization.
It integrates dual alarm registers (Alarm 0 with seconds resolution, Alarm 1 with hundredths-of-second resolution), programmable open-drain IRQ output shared across alarms and event detects, and hardware-controlled VBAT switchover with automatic time-stamp logging on VCC fail/restore - all accessible via SPI commands including EEREAD, EEWRITE, READ, WRITE, and CLRWDT.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.8V to 5.5V - supports wide-input industrial power rails and direct connection to 3.3V or 5V microcontroller I/O domains. |
| VBAT Current | <700 nA @ 1.8V - enables multi-year backup from coin-cell batteries in battery-switchover applications. |
| SPI Clock Speed | Up to 10 MHz - allows sub-millisecond register access and fast EEPROM page writes (up to 8 bytes per cycle). |
| Timekeeping Accuracy | ±255 ppm digital trim in 1 ppm steps - compensates crystal aging and temperature drift without external components. |
| Alarm Resolution | Alarm 1 supports hundredths-of-second compare - enables precise scheduling for data logging or periodic wake-up events. |
| EEPROM Endurance | 1 million erase/write cycles - ensures reliable nonvolatile storage for configuration or calibration data over product lifetime. |
| Operating Temp | -40°C to +85°C - qualified for industrial environments including factory automation and outdoor metering. |
Pinout & Package
Package: 14-Lead SOIC (Small Outline Integrated Circuit), surface-mount, 150 mil width. Pin-compatible with TSSOP variant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VSS | Ground reference | Common return path for all internal circuits; must be low-impedance connection to system ground plane. |
| X1 | Clock input | Connects to one terminal of external 32.768 kHz crystal; drives internal oscillator; accepts CMOS clock if X2 is NC. |
| X2 | Clock output | Connects to second terminal of crystal; forms Pierce oscillator loop; left unconnected when using external clock on X1. |
| VBAT | Backup supply | Provides continuous power to RTC registers and SRAM during VCC loss; supports 1.3V–5.5V battery sources. |
| VCC | Main supply | Primary power source; powers full functionality including SPI interface, EEPROM writes, and watchdog logic. |
| SI | SPI data input | Latches instruction/address/data on rising SCK edge; requires clean signal with setup/hold timing per Table 1-2. |
| WDO | Watchdog output | Open-drain N-channel output; sinks up to 10 mA; requires external pull-up; pulses low on watchdog timeout. |
| SCK | SPI clock | Synchronizes all serial transfers; rising edge clocks SI, falling edge updates SO; max 10 MHz at VCC ≥ 4.5V. |
| CLKOUT/BOOT | Configurable clock output | Push-pull output delivering 1 Hz / 4.096 kHz / 8.192 kHz / 32.768 kHz; asserts 32 kHz at power-up for MCP795BXX variants. |
| CS | Chip select | Active-low enable; initiates SPI transaction; forces standby mode when high; SO enters high-Z state. |
| IRQ | Interrupt output | Shared open-drain output for alarms and event detects; requires external pull-up; remains low until software clears flag. |
| EVHS | High-speed event input | Detects 1st/4th/16th/32nd pulse edge; operates from VCC or VBAT; no debounce; suitable for encoder or pulse-counting. |
| EVLS | Low-speed event input | Edge-triggered with programmable 31 ms or 500 ms debounce; tolerates mechanical switch bounce. |
| SO | SPI data output | Drives data on falling SCK edge; high-impedance when CS is high; shares bus with other SPI slaves. |
Key Features
| Feature | Design Value |
|---|---|
| 32 kHz Boot-up Clock | Immediate 32.768 kHz clock on CLKOUT/BOOT at power-on - eliminates startup delay for time-critical boot sequences. |
| Power-Fail Time-Stamp | Automatically logs timestamp on VCC failure and restoration - enables precise outage duration tracking without host intervention. |
| Dual Event Detect Inputs | EVHS (pulse-counting) and EVLS (debounced switch input) operate independently from VCC or VBAT - extends functionality during backup mode. |
| EUI-48™ Unique ID | 128-bit preprogrammed MAC address in protected EEPROM - enables secure device identification and network provisioning out-of-box. |
| On-Chip Digital Trimming | ±255 ppm adjustment in 1 ppm increments via CALIBRATION register - replaces manual capacitor tuning and reduces BOM cost. |
Applications
| Smart Energy Metering | Industrial PLC Controller |
|---|---|
Use Scenario: Accurate time-of-use billing and tamper-detection logging in electricity/water/gas meters operating unattended for >10 years. IC Role / Device Role / Timing Role: Primary RTCC with battery-backed timekeeping, power-fail timestamping, and EEPROM-stored tariff schedules. Use Value: <700 nA VBAT current ensures >15-year coin-cell life; EUI-48™ enables secure remote firmware updates and device authentication. | Use Scenario: Scheduled task execution, cyclic I/O scanning, and watchdog supervision in DIN-rail mounted programmable logic controllers. IC Role / Device Role / Timing Role: System timebase and independent watchdog source, decoupled from main CPU clock domain. Use Value: Dedicated WDO pin provides hardware-level reset independence; 32 kHz boot-up clock synchronizes I/O initialization before firmware loads. |
| Medical Infusion Pump | Building Automation Gateway |
Use Scenario: Dose timing accuracy, audit trail logging, and battery runtime estimation in Class II medical devices with mandatory traceability. IC Role / Device Role / Timing Role: Certified time source for FDA-compliant event timestamps and SRAM-retained therapy history. Use Value: Power-fail time-stamp captures exact start/end of mains outage; hundredths-of-second alarm resolution enables precise drug delivery intervals. | Use Scenario: Time-synchronized sensor polling, HVAC schedule enforcement, and daylight harvesting control in commercial smart buildings. IC Role / Device Role / Timing Role: Central timekeeper coordinating Zigbee/Z-Wave/BLE sub-systems via SPI-connected MCU. Use Value: Dual EVHS/EVLS inputs monitor occupancy switches and airflow sensors simultaneously; 10 MHz SPI enables rapid time sync across distributed nodes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time clock/calendar applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP795W11-I/ST | No 32 kHz boot-up clock; identical SRAM, EEPROM, EUI-48™, and pinout. | Lacks immediate power-on timing reference - requires host MCU to wait for crystal stabilization before first time read. | Select when boot-time clock is unnecessary and lowest-cost RTCC suffices. |
| DS3231M+ | Integrated TCXO (±2 ppm); higher VBAT current (~3 μA); I²C interface; no EVHS/EVLS or watchdog output pin. | Superior accuracy but no event detection or dedicated WDO; incompatible SPI/I²C protocol and pinout. | Select when absolute time accuracy outweighs feature set and interface compatibility. |
Compared with MCP795W11-I/ST, the MCP795B11-I/ST adds critical boot-time timing capability without layout change; versus DS3231M+, it trades ±2 ppm accuracy for richer system integration (event inputs, watchdog pin, SPI speed) and lower backup current - making it optimal for resource-constrained industrial hosts needing deterministic startup and peripheral offload.
Availability
MCP795B11-I/ST is available at Aetrix Electronics and suitable for smart energy metering, industrial PLC controllers, medical infusion pumps, and building automation gateways requiring stable component supply across long-lifecycle deployments.
Supply support for MCP795B11-I/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog, and Flash-IP solutions, serving automotive, industrial, consumer, and communications markets with high-reliability silicon and development tools.
The MCP795XXX family delivers integrated real-time clock/calendar functionality with battery switchover, nonvolatile memory, and system peripherals - designed specifically for industrial and medical applications demanding robust timekeeping under variable power conditions.
FAQ
What is the primary function of the MCP795B11-I/ST?
The MCP795B11-I/ST is a SPI real-time clock/calendar IC that maintains accurate time and date across power cycles using battery backup, supports dual alarms with hundredths-of-second resolution, and integrates 64-byte SRAM, 1 Kbit EEPROM, and EUI-48™ unique ID. Its 32 kHz boot-up clock on CLKOUT/BOOT provides immediate timing reference at power-on - a defining feature distinguishing it from the MCP795WXX series.
Does the MCP795B11-I/ST require an external crystal?
Yes, the MCP795B11-I/ST requires an external 32.768 kHz tuning fork crystal connected between X1 and X2 pins for standard operation. It also supports external CMOS clock input on X1 (with X2 left unconnected) via the EXTOSC bit in Control Register 0x08. The crystal oscillator is digitally trimmable over ±255 ppm in 1 ppm steps to compensate for frequency drift.
How does the power-fail time-stamp feature work in the MCP795B11-I/ST?
The MCP795B11-I/ST automatically logs timestamps when VCC fails (entering VBAT mode) and when VCC is restored (reverting to main power), storing both values in dedicated Power-down and Power-Up Time-stamp Registers (0x18–0x1F). This occurs without host intervention and is enabled by default upon VBAT switchover - providing precise outage duration data for diagnostics and compliance reporting in the MCP795B11-I/ST.
What are the key differences between MCP795B11-I/ST and MCP795W11-I/ST?
The MCP795B11-I/ST includes a 32 kHz boot-up clock on CLKOUT/BOOT at power-on, while the MCP795W11-I/ST does not. Both share identical 64-byte SRAM, 1 Kbit EEPROM, EUI-48™ ID, pinout, and SPI interface. The boot-clock feature eliminates startup delay in time-critical applications - making MCP795B11-I/ST the preferred choice where deterministic initial timing is required.
Can the MCP795B11-I/ST operate solely from VBAT without VCC applied?
Yes, the MCP795B11-I/ST can maintain timekeeping and retain SRAM contents using only VBAT (1.3V–5.5V) when VCC is absent, provided the VBATEN bit (0x04:3) is set. However, full functionality - including SPI communication, EEPROM writes, alarm generation, and event detection - requires VCC. EVHS and EVLS inputs remain active from VBAT, enabling basic event capture during backup mode in the MCP795B11-I/ST.
MCP795B11-I/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Clock/Calendar
- Features:
- Alarm, EEPROM, Leap Year, Square Wave Output, SRAM, Unique ID, Watchdog Timer
- Memory Size:
- 64B
- Time Format:
- HH:MM:SS:hh (12/24 hr)
- Date Format:
- YY-MM-DD-dd
- Interface:
- SPI
- Voltage - Supply:
- 1.8V ~ 5.5V
- Voltage - Supply, Battery:
- 1.3V ~ 5.5V
- Current - Timekeeping (Max):
- 1µA @ 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-TSSOP
MCP795B11-I/ST FAQ
1.How can I place an order for MCP795B11-I/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for MCP795B11-I/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MCP795B11-I/ST reliable?
The price and inventory of MCP795B11-I/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MCP795B11-I/ST is usually 5 days.
3.What payment methods are accepted for MCP795B11-I/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MCP795B11-I/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MCP795B11-I/ST?
MCP795B11-I/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MCP795B11-I/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MCP795B11-I/ST?
For technical support, including MCP795B11-I/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MCP795B11-I/ST requirements.
6.How does Aetrix verify that MCP795B11-I/ST is sourced from the original manufacturer or authorized distributors?
All MCP795B11-I/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MCP795B11-I/ST meets industry standards.
7.What is the process for return or replacement of MCP795B11-I/ST?
All MCP795B11-I/ST units undergo pre-shipment inspection (PSI). If there is an issue with MCP795B11-I/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MCP795B11-I/ST part is unused and in its original packaging.
Return procedure for MCP795B11-I/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MCP795B11-I/ST Tags

-
MCP7940N-I/SN
Microchip Technology

-
MCP7940MT-I/MNY
Microchip Technology

-
PCF85063ATL/1,118
NXP USA Inc.

-
MCP7940NT-I/SN
Microchip Technology

-
MCP7940NT-I/MS
Microchip Technology

-
MCP7940N-I/MS
Microchip Technology

-
PCF85063AT/AY
NXP USA Inc.
-
PCF85063TP/1Z
NXP Semiconductors

-
PCF85063ATT/AJ
NXP USA Inc.

-
MCP7940NT-E/SN
Microchip Technology

-
MCP7940NT-I/MNY
Microchip Technology

-
MCP79400T-I/SN
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

