Microchip Technology MCP795B12T-I/SL
- Part No.:
- MCP795B12T-I/SL
- Manufacturer:
- Microchip Technology
- Category:
- Real Time Clocks
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
MCP795B12T-I/SL.pdf
- Description:
- IC RTC CLK/CALENDAR SPI 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,672
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MCP795B12T-I/SL from Microchip Technology is a SPI-interfaced real-time clock/calendar (RTCC) IC with battery-backed SRAM, 1 Kbit EEPROM, EUI-64™ unique ID, and integrated 32 kHz boot-up clock. It delivers timekeeping accuracy via digital trimming (±255 ppm in 1 ppm steps), supports dual programmable alarms with IRQ/WDO outputs, and operates from 1.8V–5.5V VCC or 1.3V–5.5V VBAT for continuous timekeeping during main power loss - used in industrial metering, backup power systems, and embedded data loggers.
For engineers reviewing the MCP795B12T-I/SL datasheet, MCP795B12T-I/SL pinout, MCP795B12T-I/SL application, or MCP795B12T-I/SL equivalent, key selection criteria include its 32 kHz boot-up capability, VBAT switchover voltage threshold (1.3–1.7 V), <700 nA timekeeping current at 1.8 V, 10 MHz SPI interface, and EUI-64™ preprogrammed ID support.
Technical Context
This RTCC integrates a crystal oscillator interface (32.768 kHz tuning fork), on-chip digital calibration logic, and dual event detect inputs (EVHS/EVLS) with programmable debounce and pulse counting. Its power-fail time-stamp function logs both VCC dropout and restoration timestamps in dedicated registers (0x18–0x1F).
The device implements a 10 MHz SPI master-slave interface with MSb-first protocol, supports page writes up to 8 bytes in EEPROM, and features a hardware watchdog timer with dedicated WDO pin and dual retrigger sources (SPI command or EVHS input).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.8V to 5.5V - enables direct interfacing with 1.8V, 3.3V, and 5V microcontrollers without level shifting. |
| VBAT Timekeeping Current | <700 nA at 1.8V - ensures multi-year battery life in coin-cell–powered backup applications. |
| SPI Clock Speed | Up to 10 MHz - supports millisecond-resolution alarm programming and fast register access. |
| Digital Trimming Range | ±255 ppm in 1 ppm steps - allows precise compensation of crystal aging and temperature drift. |
| EEPROM Endurance | 1,000,000 erase/write cycles - suitable for frequent timestamp or configuration logging. |
| Power-Fail Time-Stamp | Logs VCC dropout and restoration times in dedicated 8-byte registers - enables accurate outage duration tracking. |
| Unique ID | 128-bit EUI-64™ preprogrammed in protected EEPROM - provides globally unique identifier for device authentication and traceability. |
Pinout & Package
Package: 14-lead SOIC (Small Outline Integrated Circuit), 3.9 mm × 8.7 mm body, 1.27 mm pitch, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 X1 | Clock Input | Connects to one terminal of external 32.768 kHz crystal; drives internal oscillator circuit. |
| 2 X2 | Clock Output | Connects to other crystal terminal; completes Pierce oscillator loop. |
| 3 VBAT | Backup Supply | Provides power to RTC and SRAM during VCC loss; active down to 1.3 V. |
| 4 WDO | Watchdog Output | Open-drain output pulses low on watchdog timeout; requires external pull-up to VCC. |
| 5 IRQ | Interrupt Output | Shared open-drain output for alarms and event detects; requires external pull-up to VCC or VBAT. |
| 6 CS | Chip Select | Active-low SPI enable; initiates standby mode when high; triggers internal write cycle on rising edge. |
| 7 VSS | Ground | Primary reference for all digital and analog circuitry; must be low-impedance connection. |
| 8 SCK | SPI Clock | Synchronizes data transfer; latches SI on rising edge, updates SO on falling edge. |
| 9 SI | SPI Data In | Receives instructions, addresses, and data; sampled on rising edge of SCK. |
| 10 SO | SPI Data Out | Transmits register/EEPROM contents; driven after falling edge of SCK; high-impedance when CS high. |
| 11 EVLS | Low-Speed Event Input | Debounced input (31 ms or 500 ms) for mechanical switches or noisy sensors. |
| 12 EVHS | High-Speed Event Input | Edge-triggered input supporting pulse counting (1st/4th/16th/32nd event) for encoder or pulse train monitoring. |
| 13 CLKOUT/BOOT | Boot Clock Output | Push-pull output delivering 32 kHz at power-up (MCP795BXX only); configurable as 1 Hz / 4.096 kHz / 8.192 kHz / 32.768 kHz. |
| 14 VCC | Main Supply | Primary power source; automatic switchover to VBAT occurs when VCC drops below 1.3–1.7 V threshold. |
Key Features
| Feature | Design Value |
|---|---|
| 32 kHz Boot-Up Clock | Delivers immediate 32.768 kHz clock on CLKOUT/BOOT at power-on - eliminates startup delay for time-critical systems. |
| Dual Programmable Alarms | Alarm 0 (second resolution) and Alarm 1 (hundredth-second resolution) with independent IRQ routing and interrupt flag clearing. |
| Battery-Swappable Time-Stamp | Automatically logs exact time of VCC failure and restoration in dedicated registers - enables precise power outage diagnostics. |
| EUI-64™ Unique ID | Factory-programmed 128-bit MAC address in protected EEPROM - supports IEEE 802-compliant device identification and secure firmware binding. |
| Configurable Event Detect | Separate EVHS (pulse-counting) and EVLS (debounced) inputs - supports both precision timing and robust mechanical switch interfacing. |
Applications
| Smart Energy Metering | Industrial Data Logger |
|---|---|
Use Scenario: Utility meters recording energy consumption with tamper-proof time stamps and power-loss recovery. IC Role / Device Role / Timing Role: Primary timekeeping and timestamping engine with battery-backed SRAM retention and VCC-fail logging. Use Value: Ensures regulatory-compliant time accuracy (±255 ppm trim), maintains valid timestamps across brownouts, and enables audit-ready outage duration reporting. |
Use Scenario: Remote environmental sensors logging temperature/humidity at fixed intervals, powered intermittently by solar/battery. IC Role / Device Role / Timing Role: Low-power RTC coordinating sampling schedule and storing time-stamped data in battery-backed SRAM. Use Value: <700 nA VBAT current extends coin-cell life beyond 5 years; 32 kHz boot clock enables immediate scheduling upon wake-up. |
| Medical Device Backup Clock | POS Terminal Power Management |
Use Scenario: Portable diagnostic equipment requiring certified time-of-event logging for FDA compliance and audit trails. IC Role / Device Role / Timing Role: Certified time source with EUI-64™ identity and tamper-evident power-fail timestamps. Use Value: Preprogrammed EUI-64™ enables device-level traceability; power-fail time-stamp (0x18–0x1F) meets IEC 62304 timestamp integrity requirements. |
Use Scenario: Point-of-sale terminals that must retain transaction timestamps during AC power interruptions and battery swaps. IC Role / Device Role / Timing Role: Dual-supply RTC maintaining calendar/time and transaction logs in 64-byte SRAM during VCC loss. Use Value: Automatic VCC-to-VBAT switchover (1.3–1.7 V threshold) prevents time loss; 1 Kbit EEPROM stores encrypted session keys and audit logs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time clock/calendar applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP795B11T-I/SL | Same package and pinout; 1 Kbit EEPROM and EUI-48™ ID instead of EUI-64™. | Lacks 64-bit extended MAC address; suitable where EUI-48™ suffices for network stack compatibility. | Select when EUI-48™ meets system MAC requirements and cost optimization is prioritized over 64-bit uniqueness. |
| MCP795W12T-I/SL | Identical feature set except no 32 kHz boot-up clock on CLKOUT/BOOT pin. | Requires external initialization of clock output; unsuitable for systems needing immediate timing post-power-on. | Choose only if boot-time clock is unnecessary and design can tolerate delayed CLKOUT activation after software configuration. |
Compared with MCP795B12T-I/SL, MCP795B11T-I/SL trades EUI-64™ for EUI-48™ at identical cost and power profile, while MCP795W12T-I/SL omits the critical 32 kHz boot clock - making MCP795B12T-I/SL the sole choice for fail-safe time initialization in safety-critical or zero-delay wake-up systems.
Availability
MCP795B12T-I/SL is available at Aetrix Electronics and suitable for industrial metering, medical data logging, and POS terminal applications requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for MCP795B12T-I/SL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, mixed-signal, analog, and Flash-IP solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The MCP795XXX family was designed specifically for embedded systems requiring autonomous, battery-backed timekeeping with integrated memory, event detection, and watchdog functionality - targeting industrial, medical, and utility applications demanding high reliability and low power.
FAQ
What is the primary function of the MCP795B12T-I/SL?
The MCP795B12T-I/SL is a SPI real-time clock/calendar IC with integrated 64-byte battery-backed SRAM, 1 Kbit EEPROM, EUI-64™ unique ID, and 32 kHz boot-up clock. Its primary function is to maintain accurate time and date across main power loss using automatic VCC-to-VBAT switchover, while supporting alarms, event detection, and timestamped logging - all within a single 14-pin SOIC package.
Does the MCP795B12T-I/SL require an external crystal?
Yes, the MCP795B12T-I/SL requires an external 32.768 kHz tuning fork crystal connected between X1 and X2 pins to operate its internal oscillator. The device does not include an integrated resonator. However, it supports external CMOS clock input via X1 if the EXTOSC bit (Register 0x08, bit 3) is set, bypassing the crystal requirement.
What is the significance of the "B" in MCP795B12T-I/SL?
The "B" in MCP795B12T-I/SL denotes the presence of the 32 kHz boot-up clock feature on the CLKOUT/BOOT pin at power-on reset. This distinguishes it from the "W" variant (e.g., MCP795W12T-I/SL), which lacks this immediate clock output and requires software configuration to enable CLKOUT functionality.
How does the power-fail time-stamp feature work in the MCP795B12T-I/SL?
The MCP795B12T-I/SL automatically logs the time of VCC failure and restoration into dedicated registers (0x18–0x1F). When VCC drops below the switchover threshold (1.3–1.7 V), the VBAT bit (Register 0x04, bit 4) is set and the current time is written to power-down registers. Upon VCC return, the time is captured again in power-up registers - enabling precise outage duration calculation without host intervention.
Can the MCP795B12T-I/SL operate solely from VBAT without VCC applied?
Yes, the MCP795B12T-I/SL can maintain timekeeping and SRAM retention using only VBAT (1.3V–5.5V) when VCC is absent, provided the VBATEN bit (Register 0x04, bit 3) is set. However, SPI communication, EEPROM writes, and alarm/event processing require VCC; only the RTCC core and SRAM remain functional under VBAT-only operation.
MCP795B12T-I/SL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Clock/Calendar
- Features:
- Alarm, EEPROM, Leap Year, Square Wave Output, SRAM, Unique ID, Watchdog Timer
- Memory Size:
- 64B
- Time Format:
- HH:MM:SS:hh (12/24 hr)
- Date Format:
- YY-MM-DD-dd
- Interface:
- SPI
- Voltage - Supply:
- 1.8V ~ 5.5V
- Voltage - Supply, Battery:
- 1.3V ~ 5.5V
- Current - Timekeeping (Max):
- 1µA @ 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-SOIC
MCP795B12T-I/SL FAQ
1.How can I place an order for MCP795B12T-I/SL through Aetrix?
Please submit a Request for Quotation (RFQ) for MCP795B12T-I/SL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MCP795B12T-I/SL reliable?
The price and inventory of MCP795B12T-I/SL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MCP795B12T-I/SL is usually 5 days.
3.What payment methods are accepted for MCP795B12T-I/SL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MCP795B12T-I/SL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MCP795B12T-I/SL?
MCP795B12T-I/SL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MCP795B12T-I/SL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MCP795B12T-I/SL?
For technical support, including MCP795B12T-I/SL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MCP795B12T-I/SL requirements.
6.How does Aetrix verify that MCP795B12T-I/SL is sourced from the original manufacturer or authorized distributors?
All MCP795B12T-I/SL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MCP795B12T-I/SL meets industry standards.
7.What is the process for return or replacement of MCP795B12T-I/SL?
All MCP795B12T-I/SL units undergo pre-shipment inspection (PSI). If there is an issue with MCP795B12T-I/SL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MCP795B12T-I/SL part is unused and in its original packaging.
Return procedure for MCP795B12T-I/SL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MCP795B12T-I/SL Tags

-
MCP7940N-I/SN
Microchip Technology

-
MCP7940MT-I/MNY
Microchip Technology

-
PCF85063ATL/1,118
NXP USA Inc.

-
MCP7940NT-I/SN
Microchip Technology

-
MCP7940NT-I/MS
Microchip Technology

-
MCP7940N-I/MS
Microchip Technology

-
PCF85063AT/AY
NXP USA Inc.
-
PCF85063TP/1Z
NXP Semiconductors

-
PCF85063ATT/AJ
NXP USA Inc.

-
MCP7940NT-E/SN
Microchip Technology

-
MCP7940NT-I/MNY
Microchip Technology

-
MCP79400T-I/SN
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

