Microchip Technology MCP795B20T-I/ST
- Part No.:
- MCP795B20T-I/ST
- Manufacturer:
- Microchip Technology
- Category:
- Real Time Clocks
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
MCP795B20T-I/ST.pdf
- Description:
- IC RTC CLK/CALENDAR SPI 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,164
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MCP795B20T-I/ST from Microchip Technology is a SPI real-time clock/calendar (RTCC) IC with integrated 2 Kbit EEPROM, 64-byte battery-backed SRAM, and dual programmable alarms. It delivers accurate timekeeping (hours/minutes/seconds/hundredths/day/month/year/leap year), supports 32.768 kHz crystal or external clock input, provides 32 kHz boot-up clock on power-up, and operates from 1.8V–5.5V VCC with <700 nA VBAT timekeeping current at 1.8V - used in industrial metering, backup power systems, and data loggers requiring timestamped event capture.
For engineers reviewing the MCP795B20T-I/ST datasheet, MCP795B20T-I/ST pinout, MCP795B20T-I/ST application, or MCP795B20T-I/ST equivalent, key selection criteria include its 32 kHz boot-up capability (distinguishing it from MCP795WXX variants), digital trimming (±255 ppm in 1 ppm steps), power-fail time-stamping, and dual event detect inputs (EVHS/EVLS) with configurable debounce and pulse counting.
Technical Context
The MCP795B20T-I/ST implements a fully autonomous RTCC core with BCD-encoded time/date registers (0x00–0x1F), automatic leap-year correction, and 24-/12-hour format support. Its oscillator block accepts either a 32.768 kHz tuning fork crystal (X1/X2) or external CMOS clock, and features hardware-based VCC-to-VBAT switchover with time-stamp logging on both power loss and restoration.
It integrates a programmable watchdog timer (WDO output, dual-trigger via SPI or EVHS), two independent alarm engines (Alarm 0 with second-level resolution, Alarm 1 with hundredth-of-second resolution), and dual event detection paths: high-speed (EVHS, pulse-counting for 1st/4th/16th/32nd edge) and low-speed (EVLS, 31 ms or 500 ms debounce). All functions remain active under VBAT backup.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Timekeeping Accuracy | ±255 ppm adjustable in 1 ppm steps via on-chip digital trimming - enables field calibration without external components |
| Power Supply Range | VCC: 1.8V–5.5V; VBAT: 1.3V–5.5V - supports wide-input industrial power rails and coin-cell backup |
| VBAT Timekeeping Current | <700 nA at 1.8V - extends battery life to >10 years with typical 220 mAh coin cell |
| SPI Clock Speed | Up to 10 MHz (VCC ≥ 4.5V), 5 MHz (2.5V ≤ VCC < 4.5V), 3 MHz (1.8V ≤ VCC < 2.5V) - ensures fast register access and EEPROM writes |
| EEPROM Endurance | 1,000,000 erase/write cycles - suitable for frequent timestamp or configuration updates in data loggers |
| Operating Temperature | −40°C to +85°C (Industrial grade) - validated for deployment in uncontrolled environmental enclosures |
| Boot-up Clock | 32 kHz output on CLKOUT/BOOT pin at power-up - eliminates need for external oscillator during system initialization |
Pinout & Package
Package: 14-lead SOIC (Small Outline Integrated Circuit), 150 mil width, RoHS-compliant, surface-mount.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (X1) | Clock Input | Crystal oscillator input or external 32.768 kHz CMOS clock source; requires external load capacitors when using crystal |
| 2 (X2) | Clock Output | Crystal oscillator output; must be left unconnected if driving X1 with external clock |
| 3 (VBAT) | Backup Power Supply | Provides continuous power to RTCC and SRAM during main supply failure; activates automatic time-stamp logging |
| 4 (WDO) | Watchdog Output | Open-drain N-channel output; sinks up to 10 mA; pulses low on watchdog timeout (user-configurable duration) |
| 5 (IRQ) | Interrupt Output | Shared open-drain output for alarms and event detects; requires external pull-up; remains asserted until software clears flag |
| 6 (CS) | Chip Select | Active-low SPI slave select; forces device into standby when high; initiates internal write cycle on low-to-high transition after valid command |
| 7 (VSS) | Ground | Digital ground reference for all I/O and internal circuitry |
| 8 (SCK) | SPI Clock | Synchronizes serial data transfer; data latched on rising edge, SO updated after falling edge |
| 9 (SI) | SPI Data Input | Serial instruction, address, and data input; MSb-first protocol; sampled on SCK rising edge |
| 10 (SO) | SPI Data Output | Serial data output; tri-states when CS is high; supports multi-device SPI bus sharing |
| 11 (EVLS) | Low-Speed Event Input | Digital input with programmable 31 ms or 500 ms debounce; operates from VCC or VBAT; edge-triggered |
| 12 (EVHS) | High-Speed Event Input | Digital input supporting pulse counting (1st/4th/16th/32nd event); operates from VCC or VBAT; edge-triggered |
| 13 (CLKOUT/BOOT) | Configurable Clock Output | Push-pull output; delivers 1 Hz / 4.096 kHz / 8.192 kHz / 32.768 kHz; defaults to 32 kHz at power-up for MCP795BXX |
| 14 (VCC) | Main Power Supply | Primary operating voltage; powers all logic, SPI interface, and EEPROM writes; auto-switches to VBAT on dropout |
Key Features
| Feature | Design Value |
|---|---|
| 32 kHz Boot-up Clock | Guaranteed 32.768 kHz output on CLKOUT/BOOT at power-on reset - accelerates system initialization without waiting for crystal stabilization |
| Dual Programmable Alarms | Alarm 0 (second resolution) and Alarm 1 (hundredth-of-second resolution) with IRQ output - enables precise scheduling of wake-up or notification events |
| Power-Fail Time-Stamping | Automatically logs exact time of VCC failure and restoration in dedicated registers (0x18–0x1F) - critical for forensic analysis of brownout events |
| On-Chip Digital Trimming | ±255 ppm adjustment in 1 ppm increments via CALIBRATION register - eliminates need for external trimmer capacitor or factory calibration |
| Battery-Backed Memory | 64-byte SRAM + 2 Kbit EEPROM (software block-protectable) - retains time, configuration, and logged data across power cycles |
| Dual Event Detection | EVHS (pulse-counting) and EVLS (debounced) inputs - supports both precision timing (e.g., encoder pulses) and noisy mechanical switch interfaces |
Applications
| Smart Energy Metering | Industrial Data Logger |
|---|---|
|
Use Scenario: Recording kWh consumption with tamper-proof timestamps and power-loss recovery. IC Role / Device Role / Timing Role: Primary RTCC providing synchronized timebase for energy integration and secure time-stamped event logging. Use Value: 32 kHz boot-up clock ensures immediate time availability post-power-cycle; power-fail time-stamping captures outage duration for billing accuracy. |
Use Scenario: Capturing sensor readings at fixed intervals while maintaining integrity during intermittent power. IC Role / Device Role / Timing Role: Autonomous timekeeper and nonvolatile memory manager for timestamped data storage. Use Value: <700 nA VBAT current enables >10-year coin-cell operation; 2 Kbit EEPROM withstands 1M write cycles for frequent logging. |
| Medical Device Backup Clock | Building Automation Controller |
|
Use Scenario: Maintaining accurate time and patient session records in portable diagnostic equipment. IC Role / Device Role / Timing Role: Fail-safe RTC with battery-switchover and tamper-resistant time-stamping. Use Value: Automatic VCC→VBAT switchover preserves time and SRAM contents; unique 128-bit ID supports device traceability per regulatory requirements. |
Use Scenario: Coordinating HVAC schedules, occupancy sensing, and alarm triggers across distributed nodes. IC Role / Device Role / Timing Role: Centralized time source and event coordinator with interrupt-driven scheduling. Use Value: Dual alarms and EVHS/EVLS inputs enable simultaneous management of scheduled tasks and physical input events (e.g., door sensors, motion detectors). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time clock/calendar applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP795W20T-I/ST | No 32 kHz boot-up clock; identical EEPROM/SRAM/memory map/alarms/trimming | Lacks guaranteed clock output at power-up - unsuitable where immediate timing is required before firmware initialization | Select MCP795B20T-I/ST when boot-time clock availability is mandatory; choose MCP795W20T-I/ST only if boot clock is unnecessary and cost optimization is primary |
| DS3231SN#T&R | Integrated TCXO (±2 ppm accuracy), no external crystal needed; higher VCC min (2.3V); no EVHS/EVLS inputs | Superior accuracy without calibration effort, but lacks event-detect peripherals and 32 kHz boot function | Choose DS3231SN#T&R for highest accuracy in temperature-variable environments; retain MCP795B20T-I/ST when event inputs, boot clock, or lower VCC operation (1.8V) are required |
Compared with MCP795W20T-I/ST, the MCP795B20T-I/ST adds guaranteed 32 kHz boot-up timing - eliminating startup delay in safety-critical or time-sensitive systems. Against DS3231SN#T&R, it trades absolute accuracy for integrated event detection, wider voltage range, and lower power in backup mode - making it optimal for resource-constrained, event-driven embedded designs.
Availability
MCP795B20T-I/ST is available at Aetrix Electronics and suitable for industrial metering, medical backup systems, and building automation controllers requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for MCP795B20T-I/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and timing solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The MCP795XXX family was designed specifically for embedded systems needing autonomous, low-power timekeeping with integrated memory and system supervision - targeting industrial, medical, and smart infrastructure applications.
FAQ
What is the key functional difference between MCP795B20T-I/ST and MCP795W20T-I/ST?
The MCP795B20T-I/ST provides a guaranteed 32 kHz clock output on the CLKOUT/BOOT pin at power-up, whereas the MCP795W20T-I/ST does not. This boot-up clock enables immediate system timing before firmware initializes the oscillator - a critical feature for fail-safe or time-critical applications. All other specifications including EEPROM size, SRAM, alarms, trimming, and pinout are identical between the two parts.
Does MCP795B20T-I/ST require an external crystal to operate?
Yes, the MCP795B20T-I/ST requires an external 32.768 kHz tuning fork crystal connected between X1 and X2 pins for standard operation. However, it also supports external CMOS clock input on X1 (with X2 left unconnected) via the EXTOSC bit (Control Register 0x08, bit 3), enabling crystal-free designs when a stable 32.768 kHz signal is already available in the system.
How does the power-fail time-stamping feature work in MCP795B20T-I/ST?
The MCP795B20T-I/ST automatically logs the exact time of VCC failure and restoration in dedicated registers (0x18–0x1F). When VCC drops below the switchover threshold (~1.5 V), the VBAT bit (Register 0x04, bit 4) is set and the current time is written to the power-down timestamp registers. Upon VCC recovery, the time is captured again in the power-up registers - all without host processor intervention.
Can MCP795B20T-I/ST generate multiple clock frequencies on the CLKOUT/BOOT pin?
Yes, the MCP795B20T-I/ST can generate 1 Hz, 4.096 kHz, 8.192 kHz, or 32.768 kHz on the CLKOUT/BOOT pin via the RS2:RS0 bits (Control Register 0x08, bits 2:0). The 32 kHz output is enabled by default at power-up for MCP795BXX variants. The SQWE bit (0x08, bit 6) must be set to enable any divided output, and calibration adjustments apply to all frequencies.
What is the endurance rating of the EEPROM in MCP795B20T-I/ST?
The EEPROM in MCP795B20T-I/ST is rated for 1,000,000 erase/write cycles, as specified in the datasheet (Table 1-2, Note 2). This endurance applies to both the main 2 Kbit array and the protected 128-bit Unique ID space. Write operations are page-based (up to 8 bytes per page), and software block write-protection (¼, ½, or full array) helps extend effective lifetime in field applications.
MCP795B20T-I/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Clock/Calendar
- Features:
- Alarm, EEPROM, Leap Year, Square Wave Output, SRAM, Unique ID, Watchdog Timer
- Memory Size:
- 64B
- Time Format:
- HH:MM:SS:hh (12/24 hr)
- Date Format:
- YY-MM-DD-dd
- Interface:
- SPI
- Voltage - Supply:
- 1.8V ~ 5.5V
- Voltage - Supply, Battery:
- 1.3V ~ 5.5V
- Current - Timekeeping (Max):
- 1µA @ 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-TSSOP
MCP795B20T-I/ST FAQ
1.How can I place an order for MCP795B20T-I/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for MCP795B20T-I/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MCP795B20T-I/ST reliable?
The price and inventory of MCP795B20T-I/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MCP795B20T-I/ST is usually 5 days.
3.What payment methods are accepted for MCP795B20T-I/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MCP795B20T-I/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MCP795B20T-I/ST?
MCP795B20T-I/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MCP795B20T-I/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MCP795B20T-I/ST?
For technical support, including MCP795B20T-I/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MCP795B20T-I/ST requirements.
6.How does Aetrix verify that MCP795B20T-I/ST is sourced from the original manufacturer or authorized distributors?
All MCP795B20T-I/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MCP795B20T-I/ST meets industry standards.
7.What is the process for return or replacement of MCP795B20T-I/ST?
All MCP795B20T-I/ST units undergo pre-shipment inspection (PSI). If there is an issue with MCP795B20T-I/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MCP795B20T-I/ST part is unused and in its original packaging.
Return procedure for MCP795B20T-I/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MCP795B20T-I/ST Tags

-
MCP7940N-I/SN
Microchip Technology

-
MCP7940MT-I/MNY
Microchip Technology

-
PCF85063ATL/1,118
NXP USA Inc.

-
MCP7940NT-I/SN
Microchip Technology

-
MCP7940NT-I/MS
Microchip Technology

-
MCP7940N-I/MS
Microchip Technology

-
PCF85063AT/AY
NXP USA Inc.
-
PCF85063TP/1Z
NXP Semiconductors

-
PCF85063ATT/AJ
NXP USA Inc.

-
MCP7940NT-E/SN
Microchip Technology

-
MCP7940NT-I/MNY
Microchip Technology

-
MCP79400T-I/SN
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

