Microchip Technology MCP795B21T-I/SL
- Part No.:
- MCP795B21T-I/SL
- Manufacturer:
- Microchip Technology
- Category:
- Real Time Clocks
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
MCP795B21T-I/SL.pdf
- Description:
- IC RTC CLK/CALENDAR SPI 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,437
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MCP795B21T-I/SL from Microchip Technology is a SPI real-time clock/calendar (RTCC) IC with integrated 64-byte battery-backed SRAM, 2 Kbit EEPROM, EUI-48™ unique ID, and 32 kHz boot-up clock at power-up. It supports digital trimming (±255 ppm), dual programmable alarms, power-fail time-stamping, and operates from 1.8V to 5.5V VCC or 1.3V to 5.5V VBAT for continuous timekeeping in industrial metering and backup-power-critical systems.
For engineers reviewing the MCP795B21T-I/SL datasheet, MCP795B21T-I/SL pinout, MCP795B21T-I/SL application, or MCP795B21T-I/SL equivalent, key selection considerations include its 32 kHz boot-clock capability (MCP795BXX variant), VBAT switchover behavior, CLKOUT/BOOT dual-function pin, alarm resolution down to hundredths of seconds, and EUI-48™ preprogrammed ID location in protected EEPROM space.
Technical Context
The MCP795B21T-I/SL implements a crystal-based RTCC with on-chip oscillator driving internal timekeeping registers in BCD format, supporting automatic leap-year correction and 12/24-hour mode. Its SPI interface operates up to 10 MHz across 1.8–5.5V, with CS-controlled standby and high-impedance SO during deselect.
It integrates three independent timing subsystems: a main RTCC engine with digital calibration, a programmable watchdog timer with dedicated WDO output and dual retrigger (SPI/EVHS), and two event detect inputs-EVHS (pulse-counting: 1st/4th/16th/32nd edge) and EVLS (debounced: 31 ms / 500 ms)-both functional under VCC or VBAT.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.8V to 5.5V - Enables direct interfacing with 1.8V, 3.3V, and 5V microcontrollers without level-shifting. |
| VBAT Range | 1.3V to 5.5V - Supports coin-cell (e.g., CR2032) or supercap backup with automatic switchover at 1.3–1.7V threshold. |
| Timekeeping Current | <700 nA @ 1.8V VBAT - Ensures >10-year battery life with typical 220 mAh coin cell in always-on timekeeping mode. |
| SPI Clock Speed | Up to 10 MHz @ VCC ≥ 4.5V - Allows sub-millisecond alarm latency and fast EEPROM/SRAM access in host firmware. |
| Calibration Range | ±255 ppm in 1 ppm steps - Compensates crystal aging and temperature drift via software-adjustable register (0x09 + sign bit 0x03:7). |
| Alarm Resolution | Hundredths of seconds (Alarm 1) - Enables precise scheduling for data logging intervals or periodic wake-up events. |
| EEPROM Endurance | 1,000,000 erase/write cycles - Supports frequent timestamp or configuration updates in field-deployed devices. |
Pinout & Package
Package: 14-lead SOIC (Small Outline Integrated Circuit), 3.9 mm × 8.7 mm body, 1.27 mm pitch, RoHS-compliant, rated for -40°C to +85°C industrial operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (X1) | Clock Input | Drives internal oscillator with external 32.768 kHz tuning fork crystal; accepts CMOS clock input if X2 left unconnected. |
| 2 (X2) | Clock Output | Crystal oscillator feedback node; must be left floating when using external clock source on X1. |
| 3 (VBAT) | Backup Supply | Provides power to RTC registers and SRAM during main supply failure; enables seamless time continuity and data retention. |
| 4 (WDO) | Watchdog Output | Open-drain N-channel output requiring external pull-up; pulses low on watchdog timeout (user-configurable duration and pulse width). |
| 5 (IRQ) | Interrupt Output | Shared open-drain output for alarms and event detects; requires external pull-up to VCC or VBAT; cleared only by software register write. |
| 6 (CS) | Chip Select | Active-low SPI enable; forces device into standby when high; initiates internal write cycle on rising edge after valid command sequence. |
| 7 (VSS) | Ground | Digital ground reference for all I/O and internal logic; must be connected to system common ground plane. |
| 8 (SCK) | Serial Clock | Master-generated SPI clock; data latched on rising edge (SI), output updated after falling edge (SO). |
| 9 (SI) | Serial Input | Receives SPI instructions, addresses, and data; MSB-first protocol; sampled on SCK rising edge. |
| 10 (SO) | Serial Output | Tri-state output driven only when CS is low; outputs read data on SCK falling edge; high-impedance when deselected. |
| 11 (EVLS) | Low-Speed Event Detect | Debounced input for mechanical switches or noisy signals; configurable 31 ms or 500 ms filter delay; operates under VCC or VBAT. |
| 12 (EVHS) | High-Speed Event Detect | Edge-triggered (rising/falling) input with programmable pulse counting (1st/4th/16th/32nd); used for RPM sensing or pulse accumulation. |
| 13 (CLKOUT/BOOT) | Clock Output / Boot Clock | Push-pull output delivering 1 Hz / 4.096 kHz / 8.192 kHz / 32.768 kHz; asserts 32 kHz square wave at power-up for MCP795BXX variants. |
| 14 (VCC) | Main Power Supply | Primary operating voltage; powers all logic, SPI interface, and EEPROM writes; automatically switches to VBAT when below 1.3–1.7V threshold. |
Key Features
| Feature | Design Value |
|---|---|
| 32 kHz Boot-up Clock | Guarantees immediate timebase availability at power-on reset for systems requiring instant clock synchronization before host MCU initialization. |
| Power-Fail Time-Stamp | Automatically logs exact time of VCC loss and restoration in dedicated registers (0x18–0x1F), enabling accurate outage duration tracking without host intervention. |
| EUI-48™ Unique ID | 128-bit factory-programmed MAC address stored in protected EEPROM area; accessible via IDREAD instruction; eliminates need for external identity storage. |
| Dual Alarm Architecture | Alarm 0 (second-resolution) and Alarm 1 (hundredths-of-second resolution) support independent IRQ routing and flexible interrupt masking for multi-tiered scheduling. |
| On-Chip Digital Trimming | Software-adjustable ±255 ppm compensation eliminates manual capacitor tuning and reduces BOM cost versus analog-trimmed RTCs. |
Applications
| Smart Energy Metering | Industrial PLC HMI |
|---|---|
Use Scenario: Utility-grade electricity meter recording kWh consumption with tariff switching at precise times and tamper-detection timestamps. IC Role / Device Role / Timing Role: Primary timekeeping and calendar engine; provides synchronized time-stamps for energy logs, tariff transitions, and power-loss events. Use Value: 32 kHz boot-clock ensures immediate time validity at cold start; power-fail time-stamp (0x18–0x1F) captures outage onset/recovery without host CPU involvement. | Use Scenario: Human-machine interface panel in factory automation logging operator actions, maintenance windows, and alarm history with traceable timestamps. IC Role / Device Role / Timing Role: Standalone RTC subsystem maintaining time across PLC reboots and VCC interruptions; supplies time to display controller and data logger. Use Value: Battery-backed 64-byte SRAM retains critical runtime flags and counters; EUI-48™ ID enables secure device registration and firmware update binding. |
| Medical Infusion Pump | Building Automation Controller |
Use Scenario: Life-critical infusion pump requiring audit-trail timestamps for dose delivery, error events, and battery-switchover transitions. IC Role / Device Role / Timing Role: Certified time source for FDA-regulated event logging; maintains accuracy during main power brownouts using VBAT. Use Value: <700 nA VBAT current extends backup battery life beyond 5 years; digital trimming compensates for crystal drift over temperature and aging. | Use Scenario: HVAC controller managing zone schedules, occupancy-based lighting, and energy reporting with daylight savings time adjustment. IC Role / Device Role / Timing Role: Central calendar and alarm scheduler triggering relay control, sensor polling, and network sync events. Use Value: Dual alarms (0 + 1) enable simultaneous daily schedule triggers and sub-second calibration pulses; SPI speed (10 MHz) allows rapid config updates during commissioning. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time clock/calendar applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP795B20T-I/SL | No EUI-48™ ID; blank 128-bit unique ID space; identical pinout, timing, and memory (64B SRAM, 2Kbit EEPROM). | Suitable where device identity is managed externally or not required; lower unit cost when MAC address is unnecessary. | Select MCP795B20T-I/SL when EUI-48™ is not needed and cost optimization is prioritized over embedded identity. |
| DS3231SN#T&R | Integrated TCXO (±2 ppm accuracy); no user-accessible EEPROM/SRAM; I²C-only interface; no EVHS/EVLS inputs or boot-clock function. | Better long-term stability but lacks programmable alarms with hundredths resolution, event inputs, and SPI flexibility; requires I²C host. | Choose DS3231SN#T&R only when ultra-high accuracy (TCXO) outweighs need for EEPROM, dual-event detection, and SPI compatibility. |
Compared with MCP795B20T-I/SL, the MCP795B21T-I/SL adds factory-programmed EUI-48™ for secure device identification, while DS3231SN#T&R trades EEPROM, event inputs, and SPI for superior ±2 ppm accuracy via integrated TCXO-making it unsuitable for applications requiring programmable alarms or local nonvolatile storage.
Availability
MCP795B21T-I/SL is available at Aetrix Electronics and suitable for smart metering, industrial HMI, medical infusion pumps, and building automation controllers requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for MCP795B21T-I/SL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, mixed-signal, analog, and Flash-IP solutions, serving automotive, industrial, consumer, and communications markets with high-reliability silicon and development tools.
The MCP795XXX product line delivers highly integrated SPI RTCs with battery switchover, nonvolatile memory, and enhanced peripherals-designed specifically for embedded systems needing robust timekeeping, event logging, and identity management without host CPU overhead.
FAQ
What is the primary function of the CLKOUT/BOOT pin on the MCP795B21T-I/SL?
The CLKOUT/BOOT pin on the MCP795B21T-I/SL serves a dual role: as a programmable clock output (1 Hz, 4.096 kHz, 8.192 kHz, or 32.768 kHz) during normal operation, and as a fixed 32 kHz square-wave boot-up clock asserted immediately at power-on reset-exclusive to MCP795BXX variants like the MCP795B21T-I/SL. This ensures deterministic timebase availability before host firmware initializes.
How does the MCP795B21T-I/SL handle power failure and recovery?
The MCP795B21T-I/SL automatically switches from VCC to VBAT when VCC drops below 1.3–1.7V, preserving RTC registers and 64-byte SRAM contents. It logs the exact time of VCC failure and restoration in dedicated power-down/power-up timestamp registers (0x18–0x1F), accessible via SPI read without host intervention-enabling accurate outage duration tracking in the MCP795B21T-I/SL.
Does the MCP795B21T-I/SL support both 12-hour and 24-hour time formats?
Yes, the MCP795B21T-I/SL supports both formats via the 12/24 bit (bit 6 of register 0x03). Clearing this bit selects 24-hour mode; setting it enables 12-hour mode with AM/PM indication encoded in bits 5–4. The timekeeping engine automatically handles leap-year correction and month-end rollover regardless of format, and the MCP795B21T-I/SL retains full functionality in either mode.
What is the purpose of the EUI-48™ unique ID in the MCP795B21T-I/SL?
The EUI-48™ unique ID is a factory-programmed 128-bit identifier stored in protected EEPROM space, compliant with IEEE standards for MAC addressing. It enables secure device authentication, firmware binding, and network-level traceability. Accessed via IDREAD instruction, it eliminates external ID storage and is locked until unlocked with a specific sequence-providing tamper-resistant identity in the MCP795B21T-I/SL.
Can the MCP795B21T-I/SL operate solely from VBAT without VCC applied?
Yes-the MCP795B21T-I/SL maintains timekeeping and SRAM retention using only VBAT (1.3V–5.5V) when VCC is absent. However, SPI communication, EEPROM writes, alarm configuration, and event detection require VCC. All RTCC registers remain accessible and increment under VBAT alone, and the MCP795B21T-I/SL resumes full functionality-including IRQ generation and CLKOUT-immediately upon VCC restoration.
MCP795B21T-I/SL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Clock/Calendar
- Features:
- Alarm, EEPROM, Leap Year, Square Wave Output, SRAM, Unique ID, Watchdog Timer
- Memory Size:
- 64B
- Time Format:
- HH:MM:SS:hh (12/24 hr)
- Date Format:
- YY-MM-DD-dd
- Interface:
- SPI
- Voltage - Supply:
- 1.8V ~ 5.5V
- Voltage - Supply, Battery:
- 1.3V ~ 5.5V
- Current - Timekeeping (Max):
- 1µA @ 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-SOIC
MCP795B21T-I/SL FAQ
1.How can I place an order for MCP795B21T-I/SL through Aetrix?
Please submit a Request for Quotation (RFQ) for MCP795B21T-I/SL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MCP795B21T-I/SL reliable?
The price and inventory of MCP795B21T-I/SL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MCP795B21T-I/SL is usually 5 days.
3.What payment methods are accepted for MCP795B21T-I/SL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MCP795B21T-I/SL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MCP795B21T-I/SL?
MCP795B21T-I/SL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MCP795B21T-I/SL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MCP795B21T-I/SL?
For technical support, including MCP795B21T-I/SL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MCP795B21T-I/SL requirements.
6.How does Aetrix verify that MCP795B21T-I/SL is sourced from the original manufacturer or authorized distributors?
All MCP795B21T-I/SL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MCP795B21T-I/SL meets industry standards.
7.What is the process for return or replacement of MCP795B21T-I/SL?
All MCP795B21T-I/SL units undergo pre-shipment inspection (PSI). If there is an issue with MCP795B21T-I/SL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MCP795B21T-I/SL part is unused and in its original packaging.
Return procedure for MCP795B21T-I/SL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MCP795B21T-I/SL Tags

-
MCP7940N-I/SN
Microchip Technology

-
MCP7940MT-I/MNY
Microchip Technology

-
PCF85063ATL/1,118
NXP USA Inc.

-
MCP7940NT-I/SN
Microchip Technology

-
MCP7940NT-I/MS
Microchip Technology

-
MCP7940N-I/MS
Microchip Technology

-
PCF85063AT/AY
NXP USA Inc.
-
PCF85063TP/1Z
NXP Semiconductors

-
PCF85063ATT/AJ
NXP USA Inc.

-
MCP7940NT-E/SN
Microchip Technology

-
MCP7940NT-I/MNY
Microchip Technology

-
MCP79400T-I/SN
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

