My Inquiry
My Account
Microchip Technology MCP795W10-I/ST
- Part No.:
- MCP795W10-I/ST
- Manufacturer:
- Microchip Technology
- Category:
- Real Time Clocks
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
MCP795W10-I/ST.pdf
- Description:
- IC RTC CLK/CALENDAR SPI 14TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:497
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MCP795W10-I/ST from Microchip Technology is a battery-backed SPI Real-Time Clock/Calendar (RTCC) IC with integrated watchdog timer, dual event detectors, and 1 Kbit EEPROM. It maintains time to hundredth-of-second resolution across -40°C to +85°C, supports 32.768 kHz crystal or external clock input, logs power-fail/power-up timestamps, and operates from 1.8–3.6 V main supply with 1.0 µA backup current at 3.0 V.
For engineers reviewing the MCP795W10-I/ST datasheet, MCP795W10-I/ST pinout, MCP795W10-I/ST application, or MCP795W10-I/ST equivalent, this page delivers verified timing accuracy specs (±1 ppm trimming), low-power operation data (1.2 µA VCC timekeeping), SPI interface limits (5 MHz max), alarm/event configuration details, and validated alternative part comparisons for industrial embedded systems requiring long-term timekeeping integrity.
Technical Context
The MCP795W10-I/ST implements a fully autonomous RTCC with BCD-encoded time registers (hundredths of seconds through year), leap-year compensation up to 2399, and automatic switchover between VCC and VBAT (1.3–3.6 V). Its on-chip digital trimming provides ±1 ppm resolution over ±259 ppm range, calibrated against 32.768 kHz crystals optimized for 6–9 pF load capacitance.
It integrates two independent event detection modules: high-speed pulse counter (EVHS) and low-speed mechanical switch debouncer (EVLS), plus a dedicated watchdog timer output (WDO) cleared via SPI or EVHS. Alarms and event interrupts can be routed to either IRQ or WDO pins, both open-drain outputs requiring external pull-ups.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Timekeeping Accuracy | ±1 ppm trimming resolution; ±259 ppm total adjustment range for crystal tolerance/temperature compensation |
| Backup Current | 1.0 µA typical at 3.0 V VBAT; enables >10-year coin-cell operation in battery-backup mode |
| SPI Interface Speed | Up to 5 MHz at VCC ≥ 2.5 V; supports direct interfacing with PIC® MCU SPI peripherals without bit-banging |
| EEPROM Capacity | 1 Kbit (128 bytes) software write-protected; 1M erase/write cycles endurance for firmware revision logging |
| Operating Temp | -40°C to +85°C industrial grade; validated across full voltage range (1.8–3.6 V VCC, 1.3–3.6 V VBAT) |
| Power-Fail Timestamp | Logs exact time of VCC loss and restoration in dedicated registers (0x18–0x1F); critical for system diagnostics and uptime accounting |
| Oscillator Input | 32.768 kHz crystal (X1/X2) or external clock (X1 only); internal oscillator failure flag (OSCRUN) monitored in RTCWKDAY register |
Pinout & Package
14-pin SOIC (3.9 mm × 8.7 mm) and TSSOP packages; RoHS-compliant, lead-free finish; pin-compatible with MCP795W1X family.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| X1 | Crystal Input / External Clock Input | Accepts 32.768 kHz crystal or buffered clock signal; also used for oscillator start/stop control via ST bit |
| X2 | Crystal Output | Drives crystal resonator; must be left floating when using external clock mode |
| VBAT | Backup Supply Input | Provides power to RTCC and SRAM during VCC loss; switchover threshold 1.3–1.7 V (VTRIP) |
| WDO | Watchdog Timer Output | Open-drain output; pulses low on WDT timeout or assigned alarm trigger; requires 10 kΩ pull-up to VCC |
| IRQ | Interrupt Output | Open-drain output; asserts low on event detect or alarm; cleared by reading interrupt flag register |
| CS | Chip Select Input | Active-low SPI enable; initiates instruction decode on high-to-low transition; deselects SO to high-Z state |
| VSS | Ground Reference | Primary return path for all digital and analog circuitry; must be connected before VCC/VBAT |
| SO | Serial Data Output | Outputs MSB-first SPI data after falling edge of SCK; high-impedance when CS is high |
| SI | Serial Data Input | Accepts MSB-first SPI instructions/addresses/data on rising edge of SCK |
| SCK | Serial Clock Input | Master-generated clock; defines timing for SI sampling and SO updates per SPI protocol |
| EVHS | High-Speed Event Detect Input | Counts fast pulses (e.g., encoder signals); interrupt generated after programmable count threshold reached |
| EVLS | Low-Speed Event Detect Input | Debounces mechanical switches; configurable debounce period prevents false triggers from contact bounce |
| CLKOUT | Square Wave Clock Output | Configurable frequency output (32.768 kHz, 1 kHz, 64 Hz, 1 Hz); usable as system clock source or debug signal |
| VCC | Primary Power Supply | 1.8–3.6 V operating range; powers all logic, EEPROM writes, and active timekeeping functions |
Key Features
| Feature | Design Value |
|---|---|
| Dual Programmable Alarms | Two independent alarms (ALM0/ALM1) configurable down to hundredth-of-second granularity; each assignable to IRQ or WDO output |
| Power-Fail Timestamp Logging | Automatically records precise time of VCC dropout and recovery in dedicated registers (0x18–0x1F); eliminates need for external timestamping logic |
| On-Chip Digital Trimming | ±1 ppm resolution over ±259 ppm range; compensates for crystal aging and temperature drift without external components |
| 64-Byte Battery-Backed SRAM | Persistent memory retained during VCC loss; accessible via same READ/WRITE SPI instructions as RTCC registers |
| Protected 128-Bit EEPROM | 16-byte write-protected area requiring unlock sequence; stores EUI-48™ MAC address or custom unique identifiers securely |
Applications
| Smart Energy Metering | Industrial PLC Controller |
|---|---|
Use Scenario: Utility-grade electricity meter requiring tamper-proof time-stamped consumption logs and tariff switching at precise intervals. IC Role / Device Role / Timing Role: Primary RTCC providing UTC-aligned timekeeping, power-fail timestamping for outage detection, and alarm-triggered tariff changes. Use Value: Enables compliance with IEC 62053-21 billing standards via sub-second time accuracy and guaranteed timestamp persistence during mains failure. | Use Scenario: Programmable logic controller monitoring machine cycle times, detecting sensor faults, and triggering maintenance alerts. IC Role / Device Role / Timing Role: System timekeeper and watchdog supervisor; EVLS debounces emergency stop buttons; WDO resets hung firmware. Use Value: Reduces system-level BOM count by integrating timekeeping, event detection, and watchdog into single 14-pin SOIC device. |
| Medical Infusion Pump | Building Automation Gateway |
Use Scenario: Battery-powered infusion pump logging therapy start/stop times, dose delivery events, and power interruptions for FDA audit trails. IC Role / Device Role / Timing Role: Time-of-event logger with battery-backed SRAM and power-fail timestamping; alarms track infusion duration and occlusion timeouts. Use Value: Meets 21 CFR Part 11 electronic record requirements via deterministic timestamp generation and non-volatile storage of critical clinical events. | Use Scenario: HVAC gateway aggregating sensor data from multiple zones and scheduling ventilation cycles based on occupancy and energy pricing. IC Role / Device Role / Timing Role: Central time source synchronizing zone controllers; CLKOUT drives real-time clocks on peripheral nodes; alarms manage schedule-based actuation. Use Value: Eliminates network time sync dependency in isolated building networks, ensuring reliable scheduling even during Ethernet outages. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time clock/calendar applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP795W11-I/ST | Same package and pinout; preprogrammed with EUI-48™ MAC address in protected EEPROM | Required where IEEE 802-compliant unique node identification is mandated (e.g., IoT edge devices) | Select MCP795W11-I/ST if MAC address provisioning is needed; otherwise MCP795W10-I/ST reduces cost and simplifies firmware |
| DS3231M+ | Higher accuracy (±2 ppm over -40°C to +85°C); integrated TCXO; I²C interface only; no event detectors or watchdog output | Used in precision instrumentation where absolute time accuracy outweighs feature count and SPI compatibility | Choose DS3231M+ only when ±2 ppm stability is mandatory and SPI interface or event detection is unnecessary |
Compared with MCP795W11-I/ST, the MCP795W10-I/ST omits factory-programmed EUI-48™ but retains identical timing, power, and interface specs-making it optimal for cost-sensitive designs without MAC requirements. Versus DS3231M+, the MCP795W10-I/ST trades absolute accuracy for richer on-chip peripherals (dual alarms, EVHS/EVLS, WDO) and SPI compatibility, better suited for microcontroller-based embedded systems.
Availability
MCP795W10-I/ST is available at Aetrix Electronics and suitable for smart metering, industrial PLCs, medical infusion pumps, and building automation gateways requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for MCP795W10-I/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog, and Flash-IP solutions, serving automotive, industrial, consumer, and communications markets with high-reliability semiconductor products.
The MCP795WXX product line delivers integrated SPI RTC/Calendar functionality with enhanced features-including watchdog, event detection, and EEPROM-for resource-constrained embedded systems needing autonomous timekeeping and system supervision.
FAQ
What is the primary function of the MCP795W10-I/ST?
The MCP795W10-I/ST is a battery-backed SPI Real-Time Clock/Calendar IC that maintains accurate time (to hundredth-of-second) across power cycles, logs power-fail/power-up events, supports dual alarms, and integrates watchdog timer and event detection logic. Its core role is autonomous timekeeping and system supervision in industrial and medical embedded applications.
Does the MCP795W10-I/ST require external load capacitors for its 32.768 kHz crystal?
Yes-the MCP795W10-I/ST is optimized for 6–9 pF crystals and requires external load capacitors (CX1/CX2) on X1 and X2 pins. The effective load capacitance (CL) must match the crystal's specified value; CL = (CX1 × CX2)/(CX1 + CX2) + CSTRAY + COSC, where COSC = 3 pF per datasheet.
How does the power-fail timestamp feature work in the MCP795W10-I/ST?
The MCP795W10-I/ST automatically logs the exact time of VCC loss and restoration in dedicated registers (0x18–0x1F). This occurs during switchover to VBAT and back to VCC, using the same RTCC counters-enabling precise outage duration measurement without host MCU intervention.
Can the MCP795W10-I/ST operate with an external 32.768 kHz clock instead of a crystal?
Yes-the MCP795W10-I/ST supports external clock input: connect the 32.768 kHz signal to X1 and leave X2 floating, then set the EXTOSC bit in the CONTROL register (0x08). This bypasses the internal oscillator circuit and uses the applied clock directly for timekeeping.
What is the endurance rating of the EEPROM in the MCP795W10-I/ST?
The MCP795W10-I/ST includes 1 Kbit (128-byte) software write-protected EEPROM rated for 1 million erase/write cycles at 25°C and VCC = 3.6 V. Page writes support up to 8 bytes per operation, and write protection is enforced via software lock bits in the STATUS register.
MCP795W10-I/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Clock/Calendar
- Features:
- Alarm, EEPROM, Leap Year, Square Wave Output, SRAM, Watchdog Timer
- Memory Size:
- 64B
- Time Format:
- HH:MM:SS:hh (12/24 hr)
- Date Format:
- YY-MM-DD-dd
- Interface:
- SPI
- Voltage - Supply:
- 1.8V ~ 3.6V
- Voltage - Supply, Battery:
- 1.3V ~ 3.6V
- Current - Timekeeping (Max):
- 1µA @ 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-TSSOP
MCP795W10-I/ST FAQ
1.How can I place an order for MCP795W10-I/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for MCP795W10-I/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MCP795W10-I/ST reliable?
The price and inventory of MCP795W10-I/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MCP795W10-I/ST is usually 5 days.
3.What payment methods are accepted for MCP795W10-I/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MCP795W10-I/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MCP795W10-I/ST?
MCP795W10-I/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MCP795W10-I/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MCP795W10-I/ST?
For technical support, including MCP795W10-I/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MCP795W10-I/ST requirements.
6.How does Aetrix verify that MCP795W10-I/ST is sourced from the original manufacturer or authorized distributors?
All MCP795W10-I/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MCP795W10-I/ST meets industry standards.
7.What is the process for return or replacement of MCP795W10-I/ST?
All MCP795W10-I/ST units undergo pre-shipment inspection (PSI). If there is an issue with MCP795W10-I/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MCP795W10-I/ST part is unused and in its original packaging.
Return procedure for MCP795W10-I/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MCP795W10-I/ST Tags
-
MCP7940N-I/SN
Microchip Technology
-
MCP7940MT-I/MNY
Microchip Technology
-
PCF85063ATL/1,118
NXP USA Inc.
-
MCP7940NT-I/SN
Microchip Technology
-
MCP7940NT-I/MS
Microchip Technology
-
MCP7940N-I/MS
Microchip Technology
-
PCF85063AT/AY
NXP USA Inc.
-
PCF85063TP/1Z
NXP Semiconductors
-
PCF85063ATT/AJ
NXP USA Inc.
-
MCP7940NT-E/SN
Microchip Technology
-
MCP7940NT-I/MNY
Microchip Technology
-
MCP79400T-I/SN
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
