Microchip Technology MCP795W12-I/SL
- Part No.:
- MCP795W12-I/SL
- Manufacturer:
- Microchip Technology
- Category:
- Real Time Clocks
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
MCP795W12-I/SL.pdf
- Description:
- IC RTC CLK/CALENDAR SPI 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:223
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MCP795W12-I/SL from Microchip Technology is a battery-backed SPI Real-Time Clock/Calendar (RTCC) IC with integrated watchdog timer, dual event detect modules, 64-byte SRAM, 1 Kbit EEPROM, and EUI-64™ MAC address storage. It delivers ±1 ppm digital trimming, power-fail timestamping, and 1.2 µA timekeeping current at 3.0V - enabling precise, low-power timekeeping in industrial metering and embedded control systems.
For engineers reviewing the MCP795W12-I/SL datasheet, MCP795W12-I/SL pinout, MCP795W12-I/SL application, or MCP795W12-I/SL equivalent, key selection criteria include its 14-pin SOIC/TSSOP package, 32.768 kHz crystal interface with 6–9 pF load optimization, dual programmable alarms, and SPI clock support up to 5 MHz for microcontroller co-designs.
Technical Context
The MCP795W12-I/SL implements a fully autonomous RTCC using an internal 32.768 kHz oscillator circuit with on-chip digital trimming (±259 ppm range, ±1 ppm resolution) and automatic switchover between VCC (1.8–3.6 V) and VBAT (1.3–3.6 V). Its SPI interface operates at up to 5 MHz with strict timing constraints including 100 ns CS setup time at 2.5–3.6 V.
It integrates two independent event detection paths: a high-speed input (EVHS) supporting programmable pulse counting, and a low-speed input (EVLS) with configurable debounce timing. The dedicated WDO and IRQ open-drain outputs support flexible interrupt routing for alarms, watchdog overflow, or event triggers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Oscillator | 32.768 kHz tuning fork crystal interface; optimized for 6–9 pF load capacitance |
| Timekeeping Accuracy | ±1 ppm digital trim resolution; leap-year compensation valid through year 2399 |
| Supply Current | 1.2 µA typical at 3.0V VCC; 1.0 µA typical at 3.0V VBAT - enables >10-year coin-cell operation |
| Memory | 64-byte battery-backed SRAM; 1 Kbit software-write-protected EEPROM; 128-bit protected EEPROM preprogrammed with EUI-64™ address |
| SPI Interface | Up to 5 MHz clock rate; MSb-first protocol; supports READ/WRITE/EEREAD/EEWRITE/UNLOCK/IDREAD/IDWRITE instructions |
| Power Switchover | Automatic transition at VTRIP = 1.5 V (typical); logs timestamps for both power-down and power-up events |
| Operating Range | Industrial temperature: –40°C to +85°C; VCC = 1.8–3.6 V; VBAT = 1.3–3.6 V |
Pinout & Package
Package: 14-lead SOIC (MCP795W12-I/SL) and TSSOP - both RoHS-compliant, surface-mount, with 1.27 mm pitch and standard JEDEC outlines.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| X1 | Crystal input / external clock input | Accepts 32.768 kHz crystal or external clock; also used for oscillator start/stop control via ST bit |
| X2 | Crystal output | Drives crystal resonator; must be left floating when external clock mode is enabled (EXTOSC = 1) |
| VBAT | Backup supply input | Provides power to RTCC and SRAM during main supply loss; supports 1.3–3.6 V range |
| WDO | Watchdog timer output | Open-drain output; pulses low on WDT timeout or alarm trigger; requires external pull-up to VCC or VBAT |
| IRQ | Interrupt request output | Open-drain output; asserts low on EVHS/EVLS event or alarm; cleared by register flag reset |
| CS | Chip select input | Active-low enable for SPI communication; initiates instruction decoding on high-to-low transition |
| VSS | Ground reference | Common return path for all analog and digital circuits; must be low-impedance connection |
| SO | Serial data output | Tri-state output; data valid after falling edge of SCK; high-impedance when CS is high |
| SI | Serial data input | Latches data on rising edge of SCK; accepts instruction, address, and payload bytes |
| SCK | Serial clock input | Master-generated clock; defines timing for SI sampling and SO updates; max 5 MHz |
| EVHS | High-speed event detect input | Edge-triggered input for pulse counting applications; debounced only in firmware or external logic |
| EVLS | Low-speed event detect input | Hardware-debounced input with programmable period; suitable for mechanical switch interfaces |
| CLKOUT | Clock output | Configurable square-wave output (32.768 kHz, 1 Hz, or user-defined dividers); can serve as system clock source |
| VCC | Main power supply | Primary operating supply; powers all digital logic, EEPROM writes, and SPI interface; must be applied before VBAT |
Key Features
| Feature | Design Value |
|---|---|
| Dual programmable alarms | Two independent alarm registers (ALM0/ALM1) with maskable fields for hundredths of seconds through month - enables scheduled wake-up or notification without MCU intervention |
| Power-fail timestamping | Automatically logs exact time of VCC loss and restoration into dedicated registers (PWRDNxxx/PWRUPxxx) - critical for energy metering and audit trail compliance |
| On-chip digital trimming | ±259 ppm adjustment range with ±1 ppm resolution - eliminates need for external trim capacitors or manual calibration across temperature and aging |
| EUI-64™ node address | Factory-programmed 64-bit IEEE identifier stored in protected EEPROM - enables unique device identification for networked IoT endpoints without host-side provisioning |
| Event detect modules | Separate hardware paths: EVHS for fast pulse counting (e.g., flow meter pulses), EVLS for switch debouncing (e.g., keypad inputs) - offloads timing-critical tasks from host MCU |
Applications
| Smart Energy Metering | Industrial PLC Control |
|---|---|
Use Scenario: Utility-grade electricity meters requiring tamper-proof time-stamped consumption logging and tariff switching. IC Role / Device Role / Timing Role: Primary RTCC providing UTC-aligned timestamps for kWh accumulation, demand calculation, and firmware update validation. Use Value: Power-fail timestamping ensures no gap in billing intervals during brownouts; EUI-64™ enables secure, unforgeable device identity for remote firmware authentication. | Use Scenario: Programmable logic controllers monitoring machine uptime, cycle counts, and maintenance schedules in factory automation. IC Role / Device Role / Timing Role: Standalone timekeeping engine synchronizing I/O scan cycles, logging fault timestamps, and triggering preventive maintenance alerts. Use Value: Dual alarms drive scheduled diagnostics; low-power operation (<1.2 µA) extends battery life in fanless enclosures; EVLS input debounces emergency stop button signals. |
| Medical Infusion Pumps | Networked Building Sensors |
Use Scenario: Battery-powered infusion pumps needing accurate dose timing, therapy session logging, and regulatory-compliant audit trails. IC Role / Device Role / Timing Role: Certified time source maintaining therapy start/stop times, occlusion event timestamps, and battery runtime accounting. Use Value: 1.0 µA VBAT current enables >5-year CR2032 operation; ±1 ppm trimming meets IEC 62304 Class C timing requirements; power-fail logging satisfies FDA 21 CFR Part 11 data integrity rules. | Use Scenario: Wireless HVAC sensors reporting occupancy, temperature, and air quality with synchronized time-series data to cloud platforms. IC Role / Device Role / Timing Role: Time anchor for sensor data aggregation, local event scheduling (e.g., periodic self-test), and secure OTA update coordination. Use Value: EUI-64™ provides immutable device ID for TLS certificate binding; CLKOUT drives low-power MCU sleep/wake cycles; SRAM retains configuration during RF transmission gaps. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time clock/calendar applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP795W11-I/SL | Same package and pinout; identical RTCC, SRAM, and watchdog functionality; differs only in preprogrammed EUI-48™ vs EUI-64™ address | Used where legacy MAC addressing (48-bit) suffices and EUI-64™ is not required for IPv6 or extended device identity | Select MCP795W11-I/SL if EUI-48™ compatibility is mandated by existing network stack or certification body |
| DS3231M+ | Higher accuracy (±2 ppm temp-compensated oscillator); integrated TCXO; no event detect or EUI storage; different SPI command set and register map | Preferred in precision instrumentation where temperature-induced drift dominates error budget, but lacks event handling or secure ID features | Choose DS3231M+ only when absolute time accuracy outweighs need for integrated event detection, alarms, or factory-programmed identifiers |
Compared with MCP795W11-I/SL, the MCP795W12-I/SL offers expanded network identity capability via EUI-64™, while DS3231M+ trades integrated peripherals for superior oscillator stability - making MCP795W12-I/SL optimal for resource-constrained, identity-aware embedded systems requiring robust timekeeping plus event awareness.
Availability
MCP795W12-I/SL is available at Aetrix Electronics and suitable for smart metering, industrial PLCs, medical infusion devices, and networked building sensors requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for MCP795W12-I/SL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and timing solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The MCP795Wxx family was designed to deliver highly integrated, low-power RTC functionality with enhanced system-level features - including watchdog, event detection, and secure identity - specifically for industrial, medical, and infrastructure applications demanding reliability and long service life.
FAQ
What is the primary function of the MCP795W12-I/SL?
The MCP795W12-I/SL is a battery-backed SPI Real-Time Clock/Calendar IC that maintains accurate time and date (including leap-year compensation through 2399), logs power-fail events, and provides integrated peripherals such as dual alarms, watchdog timer, and event detection. Its core function is autonomous, low-power timekeeping with system-level supervision capabilities - essential for applications where host MCU resources are constrained or unavailable during backup operation.
Does the MCP795W12-I/SL require external load capacitors for the 32.768 kHz crystal?
Yes, the MCP795W12-I/SL requires external load capacitors on X1 and X2 pins when using a 32.768 kHz tuning fork crystal. It is optimized for crystals with 6–9 pF specified load capacitance. Capacitor values must be selected to match the crystal's CL specification, accounting for board stray capacitance per Equation 5-1 in the datasheet. Omitting or mis-sizing these capacitors will degrade frequency accuracy and may prevent oscillation.
How does the power-fail timestamp feature work in the MCP795W12-I/SL?
The MCP795W12-I/SL automatically records the exact time of VCC loss (power-down timestamp) and VCC restoration (power-up timestamp) into dedicated register sets (PWRDNxxx and PWRUPxxx). This occurs during switchover between VCC and VBAT supplies at VTRIP ≈ 1.5 V. Timestamps are stored in BCD format and remain accessible over SPI even after recovery - enabling audit-compliant logging for energy meters, medical devices, and industrial controllers.
What memory resources are included in the MCP795W12-I/SL?
The MCP795W12-I/SL includes 64 bytes of battery-backed SRAM, 1 Kbit of software-write-protected EEPROM, and 128 bits of protected EEPROM preprogrammed with an EUI-64™ MAC address. SRAM and RTCC registers retain data during VCC loss. EEPROM supports page writes (up to 8 bytes), 1M erase/write cycles, and write-protection via status register. Protected EEPROM requires a robust unlock sequence before writes - ensuring secure storage of cryptographic keys or device identity.
Can the MCP795W12-I/SL operate with an external 32.768 kHz clock instead of a crystal?
Yes, the MCP795W12-I/SL supports external clock input mode: connect the 32.768 kHz signal to the X1 pin and set the EXTOSC bit in the CONTROL register. In this configuration, the X2 pin must be left floating. This bypasses the internal oscillator circuit and eliminates crystal load capacitor requirements - useful in systems where a clean, low-jitter clock is already available from another source, such as a microcontroller or system clock generator.
MCP795W12-I/SL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Clock/Calendar
- Features:
- Alarm, EEPROM, Leap Year, Square Wave Output, SRAM, Unique ID, Watchdog Timer
- Memory Size:
- 64B
- Time Format:
- HH:MM:SS:hh (12/24 hr)
- Date Format:
- YY-MM-DD-dd
- Interface:
- SPI
- Voltage - Supply:
- 1.8V ~ 3.6V
- Voltage - Supply, Battery:
- 1.3V ~ 3.6V
- Current - Timekeeping (Max):
- 1µA @ 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-SOIC
MCP795W12-I/SL FAQ
1.How can I place an order for MCP795W12-I/SL through Aetrix?
Please submit a Request for Quotation (RFQ) for MCP795W12-I/SL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MCP795W12-I/SL reliable?
The price and inventory of MCP795W12-I/SL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MCP795W12-I/SL is usually 5 days.
3.What payment methods are accepted for MCP795W12-I/SL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MCP795W12-I/SL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MCP795W12-I/SL?
MCP795W12-I/SL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MCP795W12-I/SL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MCP795W12-I/SL?
For technical support, including MCP795W12-I/SL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MCP795W12-I/SL requirements.
6.How does Aetrix verify that MCP795W12-I/SL is sourced from the original manufacturer or authorized distributors?
All MCP795W12-I/SL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MCP795W12-I/SL meets industry standards.
7.What is the process for return or replacement of MCP795W12-I/SL?
All MCP795W12-I/SL units undergo pre-shipment inspection (PSI). If there is an issue with MCP795W12-I/SL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MCP795W12-I/SL part is unused and in its original packaging.
Return procedure for MCP795W12-I/SL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MCP795W12-I/SL Tags

-
MCP7940N-I/SN
Microchip Technology

-
MCP7940MT-I/MNY
Microchip Technology

-
PCF85063ATL/1,118
NXP USA Inc.

-
MCP7940NT-I/SN
Microchip Technology

-
MCP7940NT-I/MS
Microchip Technology

-
MCP7940N-I/MS
Microchip Technology

-
PCF85063AT/AY
NXP USA Inc.
-
PCF85063TP/1Z
NXP Semiconductors

-
PCF85063ATT/AJ
NXP USA Inc.

-
MCP7940NT-E/SN
Microchip Technology

-
MCP7940NT-I/MNY
Microchip Technology

-
MCP79400T-I/SN
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

