Microchip Technology MCP795W12T-I/ST
- Part No.:
- MCP795W12T-I/ST
- Manufacturer:
- Microchip Technology
- Category:
- Real Time Clocks
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
MCP795W12T-I/ST.pdf
- Description:
- IC RTC CLK/CALENDAR SPI 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,666
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MCP795W12T-I/ST from Microchip Technology is a battery-backed SPI Real-Time Clock/Calendar (RTCC) IC with integrated watchdog timer, dual event detect modules, 1 Kbit EEPROM, and 64-byte SRAM. It maintains time to hundredth-of-second resolution across -40°C to +85°C, supports ±1 ppm digital trimming, logs power-fail/power-up timestamps, and operates from 1.8V–3.6V main supply or 1.3V–3.6V backup supply. Used in industrial control panels requiring precise timestamping and fail-safe timekeeping.
For engineers reviewing the MCP795W12T-I/ST datasheet, MCP795W12T-I/ST pinout, MCP795W12T-I/ST application, or MCP795W12T-I/ST equivalent, key selection criteria include its EUI-64™-preprogrammed protected EEPROM, dual programmable alarms assignable to IRQ or WDO pins, 1.0 µA VBAT timekeeping current at 3.0V, and 14-pin SOIC/TSSOP package with verified SPI interface up to 5 MHz.
Technical Context
The MCP795W12T-I/ST implements a fully autonomous RTCC using an internal 32.768 kHz oscillator circuit optimized for 6–9 pF crystals, with on-chip digital trimming (±259 ppm range, ±1 ppm resolution) and automatic oscillator failure detection via OSCRUN flag. Its SPI interface complies with standard mode-0 timing, supporting up to 5 MHz clock rate at VCC ≥ 2.5V and 3 MHz at 1.8V ≤ VCC < 2.5V.
Power management includes seamless switchover between VCC and VBAT at 1.5V typical trip point, with independent timekeeping current paths: 1.2 µA from VCC at 3.0V and 1.0 µA from VBAT at 3.0V. The device integrates two event-detect modules - high-speed pulse counter and low-speed switch debouncer - each with configurable interrupt outputs routed to IRQ or WDO pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Oscillator | 32.768 kHz crystal- or external-clock-driven; optimized for 6–9 pF load capacitance |
| Time Resolution | Hundredth-of-second granularity; leap-year compensation valid through year 2399 |
| Digital Trimming | ±1 ppm resolution over ±259 ppm range; enables field calibration without hardware changes |
| Backup Current | 1.0 µA typical at 3.0V VBAT; ensures >10-year coin-cell operation in low-power systems |
| SPI Speed | Up to 5 MHz (VCC ≥ 2.5V); supports direct interfacing with PIC® MCU SPI peripherals |
| EEPROM | 1 Kbit software-write-protected; 128-bit preprogrammed EUI-64™ address block |
| Operating Temp | -40°C to +85°C industrial grade; validated across full voltage range (1.8V–3.6V) |
Pinout & Package
Package: 14-lead SOIC (MCP795W12T-I/ST) and TSSOP; RoHS-compliant, moisture-sensitive level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| X1 | Crystal input / external clock input | Accepts 32.768 kHz crystal or buffered clock signal; enables EXTOSC mode when configured |
| X2 | Crystal output | Drives crystal resonator; must be left floating if external clock is used |
| VBAT | Backup supply input | Provides power to RTCC and SRAM during VCC loss; supports 1.3V–3.6V range |
| WDO | Watchdog timer output | Open-drain output; delivers user-selectable low pulse on WDT timeout or alarm trigger |
| IRQ | Interrupt output | Open-drain output; asserts low on event detect or alarm; requires pull-up to VCC or VBAT |
| CS | Chip select input | Active-low SPI enable; initiates instruction decode on high-to-low transition after power-up |
| VSS | Ground reference | Primary return path for all analog and digital circuits; must be low-impedance connection |
| SO | Serial data output | Tri-state output; drives data on falling edge of SCK; high-impedance when CS is high |
| SI | Serial data input | Latches instruction/address/data on rising edge of SCK; MSb-first protocol |
| SCK | Serial clock input | Synchronizes all SPI transfers; max 5 MHz at VCC ≥ 2.5V; rise/fall times ≤100 ns |
| EVHS | High-speed event input | Accepts pulses up to system clock rate; triggers interrupt after programmable count threshold |
| EVLS | Low-speed event input | Debounces mechanical switches; selectable debounce period prevents false triggers |
| CLKOUT | Clock output | Configurable square-wave output (32.768 kHz, 1 Hz, etc.); can serve as system clock source |
| VCC | Main power supply | 1.8V–3.6V operating range; powers EEPROM writes, SPI interface, and active RTCC functions |
Key Features
| Feature | Design Value |
|---|---|
| Power-fail timestamp logging | Records exact time of VCC loss and restoration in dedicated registers (0x18–0x1F), enabling forensic power-event analysis |
| Dual programmable alarms | Two independent alarms with maskable fields (seconds to month); outputs assignable to IRQ or WDO pins |
| EUI-64™ preprogramming | 128-bit protected EEPROM area factory-programmed with globally unique EUI-64™ identifier for network stack integration |
| On-chip oscillator calibration | Digital trim register (OSCTRIM) allows real-time frequency correction without external components or firmware recalibration |
| Event-detect flexibility | Separate high-speed (pulse counting) and low-speed (switch debouncing) modules reduce host MCU interrupt load and latency |
Applications
| Industrial Control Panel | Smart Energy Meter |
|---|---|
Use Scenario: Time-stamping of operator actions, fault events, and configuration changes in DIN-rail mounted PLCs. IC Role / Device Role / Timing Role: Primary RTCC with battery-backed SRAM and power-fail logging; provides deterministic timestamping independent of host processor uptime. Use Value: Enables audit-trail compliance per IEC 62443; eliminates need for external supercapacitor or backup battery management circuitry. | Use Scenario: Recording energy consumption intervals, tamper events, and firmware update timestamps in utility-grade meters. IC Role / Device Role / Timing Role: High-accuracy timebase with EUI-64™ identity for DLMS/COSEM communication stacks and secure firmware signing. Use Value: Meets ANSI C12.1 and IEC 62056 requirements for time accuracy (±1 ppm after calibration) and secure device identification. |
| Medical Infusion Pump | Building Automation Controller |
Use Scenario: Logging drug delivery start/stop times, occlusion alerts, and maintenance cycles in Class II medical devices. IC Role / Device Role / Timing Role: Fail-safe RTC with VBAT switchover and power-fail timestamping; maintains traceability during AC power interruptions. Use Value: Supports FDA 21 CFR Part 11 electronic record requirements; provides verifiable time stamps for critical therapy events. | Use Scenario: Scheduling HVAC setpoint changes, occupancy-based lighting control, and energy reporting in commercial BMS. IC Role / Device Role / Timing Role: Central timekeeper with dual alarms driving scheduled operations and event-triggered notifications via IRQ/WDO pins. Use Value: Reduces host MCU polling overhead; enables precise 1-second scheduling without software timers or additional hardware. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time clock/calendar applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP795W11T-I/ST | Same package and pinout; preprogrammed with EUI-48™ instead of EUI-64™; identical 1 Kbit EEPROM and timing specs | Used where IEEE 802 MAC addressing suffices (e.g., legacy Ethernet nodes); lacks extended EUI-64™ for IPv6 or Zigbee 3.0 | Select when EUI-48™ compatibility is required and EUI-64™ is unnecessary for network stack implementation |
| MCP795W22T-I/ST | Same footprint; doubles EEPROM to 2 Kbit; retains EUI-64™; otherwise identical RTCC, alarm, and power features | Required for applications needing larger nonvolatile storage (e.g., firmware metadata, calibration logs) alongside EUI-64™ identity | Choose when >1 Kbit EEPROM is needed for field-upgradeable parameters or extended event history without external memory |
Compared with MCP795W11T-I/ST and MCP795W22T-I/ST, the MCP795W12T-I/ST uniquely balances EUI-64™ network identity with 1 Kbit of protected EEPROM-making it optimal for IPv6-capable embedded gateways where compact size and standardized addressing outweigh extra EEPROM capacity.
Availability
MCP795W12T-I/ST is available at Aetrix Electronics and suitable for industrial control panels, smart energy meters, medical infusion pumps, and building automation controllers requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for MCP795W12T-I/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog, FPGA, and timing solutions, serving automotive, industrial, consumer, and communications markets with vertically integrated silicon and development tools.
The MCP795Wxx product line delivers highly integrated, battery-backed SPI RTCs with enhanced reliability features-including power-fail timestamping, dual alarms, and EUI programming-for applications demanding deterministic timekeeping and secure device identity in harsh environments.
FAQ
What is the primary function of the MCP795W12T-I/ST in a system design?
The MCP795W12T-I/ST serves as a standalone, battery-backed Real-Time Clock/Calendar (RTCC) with integrated watchdog timer and event detection. It maintains accurate time across power cycles, logs power-fail/power-up events, and provides programmable alarms and clock outputs-enabling reliable timestamping, system supervision, and scheduling without host MCU intervention. Its EUI-64™ address supports secure network identification in the MCP795W12T-I/ST.
How does the MCP795W12T-I/ST handle power transitions between VCC and VBAT?
The MCP795W12T-I/ST automatically switches to VBAT when VCC drops below 1.5V typical (1.3V–1.7V range), preserving RTCC operation and SRAM contents. It logs exact timestamps of both power-loss and power-restoration events in dedicated registers (0x18–0x1F). Timekeeping current remains at 1.0 µA typical from VBAT at 3.0V, ensuring multi-year backup operation. This behavior is intrinsic to the MCP795W12T-I/ST's power-control architecture.
Can the MCP795W12T-I/ST use an external clock instead of a crystal?
Yes-the MCP795W12T-I/ST supports external 32.768 kHz clock input via the X1 pin. When enabled by setting the EXTOSC bit in the CONTROL register, the internal crystal oscillator is disabled and X2 is left floating. This mode bypasses crystal load capacitance matching and oscillator stability concerns, making the MCP795W12T-I/ST suitable for systems with shared precision clock sources or stringent EMI requirements.
What memory resources are available on the MCP795W12T-I/ST?
The MCP795W12T-I/ST includes 64 bytes of battery-backed SRAM (0x20–0x5F), 1 Kbit of software-write-protected EEPROM (accessible via EEREAD/EEWRITE), and 128 bits of protected EEPROM preprogrammed with EUI-64™ (accessible via IDREAD/IDWRITE). All memory blocks retain data during VCC loss and are accessed via distinct SPI instruction sets-ensuring isolation and security for critical identifiers in the MCP795W12T-I/ST.
How are alarms configured and routed on the MCP795W12T-I/ST?
Two independent alarms (ALM0 and ALM1) are configured via dedicated registers (0x0C–0x17) with maskable fields from hundredths-of-seconds to month. Each alarm's output can be assigned to either the IRQ pin (open-drain, active-low interrupt) or WDO pin (open-drain, user-selectable pulse width) via CONTROL register bits ALM0PIN/ALM1PIN. This routing flexibility allows the MCP795W12T-I/ST to drive different system responses-such as MCU wake-up or hardware reset-without external logic.
MCP795W12T-I/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Clock/Calendar
- Features:
- Alarm, EEPROM, Leap Year, Square Wave Output, SRAM, Unique ID, Watchdog Timer
- Memory Size:
- 64B
- Time Format:
- HH:MM:SS:hh (12/24 hr)
- Date Format:
- YY-MM-DD-dd
- Interface:
- SPI
- Voltage - Supply:
- 1.8V ~ 3.6V
- Voltage - Supply, Battery:
- 1.3V ~ 3.6V
- Current - Timekeeping (Max):
- 1µA @ 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-TSSOP
MCP795W12T-I/ST FAQ
1.How can I place an order for MCP795W12T-I/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for MCP795W12T-I/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MCP795W12T-I/ST reliable?
The price and inventory of MCP795W12T-I/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MCP795W12T-I/ST is usually 5 days.
3.What payment methods are accepted for MCP795W12T-I/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MCP795W12T-I/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MCP795W12T-I/ST?
MCP795W12T-I/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MCP795W12T-I/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MCP795W12T-I/ST?
For technical support, including MCP795W12T-I/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MCP795W12T-I/ST requirements.
6.How does Aetrix verify that MCP795W12T-I/ST is sourced from the original manufacturer or authorized distributors?
All MCP795W12T-I/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MCP795W12T-I/ST meets industry standards.
7.What is the process for return or replacement of MCP795W12T-I/ST?
All MCP795W12T-I/ST units undergo pre-shipment inspection (PSI). If there is an issue with MCP795W12T-I/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MCP795W12T-I/ST part is unused and in its original packaging.
Return procedure for MCP795W12T-I/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MCP795W12T-I/ST Tags

-
MCP7940N-I/SN
Microchip Technology

-
MCP7940MT-I/MNY
Microchip Technology

-
PCF85063ATL/1,118
NXP USA Inc.

-
MCP7940NT-I/SN
Microchip Technology

-
MCP7940NT-I/MS
Microchip Technology

-
MCP7940N-I/MS
Microchip Technology

-
PCF85063AT/AY
NXP USA Inc.
-
PCF85063TP/1Z
NXP Semiconductors

-
PCF85063ATT/AJ
NXP USA Inc.

-
MCP7940NT-E/SN
Microchip Technology

-
MCP7940NT-I/MNY
Microchip Technology

-
MCP79400T-I/SN
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

