Microchip Technology MCP795W21T-I/ST
- Part No.:
- MCP795W21T-I/ST
- Manufacturer:
- Microchip Technology
- Category:
- Real Time Clocks
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
MCP795W21T-I/ST.pdf
- Description:
- IC RTC CLK/CALENDAR SPI 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,238
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MCP795W21T-I/ST from Microchip Technology is a battery-backed SPI Real-Time Clock/Calendar (RTCC) IC with integrated 2 Kbit EEPROM, EUI-48™ MAC address, programmable watchdog timer, dual event detect modules, and digital trimming. It maintains time to hundredth-of-second resolution across -40°C to +85°C, logs power-fail/power-up timestamps, and operates from 1.8V–3.6V main supply or 1.3V–3.6V backup. Used in industrial metering, medical devices, and networked edge sensors requiring traceable time-stamping.
For engineers reviewing the MCP795W21T-I/ST datasheet, MCP795W21T-I/ST pinout, MCP795W21T-I/ST application, or MCP795W21T-I/ST equivalent, key selection criteria include ±1 ppm digital trim resolution, 1.0 µA VBAT timekeeping current, dual alarm assignment to IRQ/WDO pins, 128-bit protected EEPROM for secure ID storage, and compatibility with 6–9 pF 32.768 kHz crystals.
Technical Context
The MCP795W21T-I/ST implements a fully autonomous RTCC using an internal 32.768 kHz oscillator circuit optimized for external crystals with 6–9 pF load capacitance. Its on-chip digital trimming provides ±259 ppm adjustment range at ±1 ppm resolution, enabling precise long-term accuracy without external components.
It features two independent interrupt-capable peripherals: a high-speed event detect module supporting programmable pulse counting, and a low-speed module with configurable debounce timing for mechanical switch inputs. Both feed into dedicated open-drain outputs (IRQ and WDO), which also serve alarm and watchdog functions under software configuration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Time Resolution | Hundredth-of-second granularity with leap-year compensation through year 2399 |
| Oscillator Accuracy | ±1 ppm digital trim resolution over ±259 ppm total range for crystal tolerance/temperature compensation |
| Timekeeping Current | 1.0 µA typical from VBAT at 3.0V - enables >10-year coin-cell operation |
| Backup Voltage Range | 1.3V to 3.6V - supports common lithium and silver-oxide batteries without regulation |
| SPI Interface Speed | Up to 5 MHz at VCC ≥ 2.5V - enables fast register access and bulk EEPROM writes |
| Protected EEPROM | 128 bits preprogrammed with EUI-48™ MAC address and secured by robust unlock sequence |
| Memory Resources | 64-byte battery-backed SRAM, 2 Kbit software-write-protected EEPROM (8-byte page write) |
Pinout & Package
14-pin SOIC (3.9 mm × 8.7 mm) and TSSOP packages; RoHS-compliant, lead-free, industrial temperature grade (-40°C to +85°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| X1 | Crystal input / external clock input | Accepts 32.768 kHz crystal or buffered clock signal; enables EXTOSC mode when configured |
| X2 | Crystal output | Drives crystal in oscillator mode; must be left floating in external clock mode |
| VBAT | Backup supply input | Automatically powers RTCC/SRAM during VCC loss; switchover threshold 1.3–1.7V |
| WDO | Watchdog/alarm open-drain output | Outputs low pulse on WDT timeout or assigned alarm trigger; requires external pull-up |
| IRQ | Event/alarm open-drain output | Asserts low on EVHS/EVLS detection or assigned alarm; requires external pull-up to VCC or VBAT |
| CS | Chip select input | Active-low SPI enable; initiates instruction decode on high-to-low transition after power-up |
| VSS | Ground reference | Common return for all analog/digital circuits; must be low-impedance connection |
| SO | SPI serial data output | Tri-states when CS is high; outputs MSB-first data synchronized to SCK falling edge |
| SI | SPI serial data input | Latches instruction/address/data on SCK rising edge; accepts MSB-first 8-bit sequences |
| SCK | SPI serial clock input | Drives internal state machine; max 5 MHz at VCC ≥ 2.5V; rise/fall times ≤100 ns |
| EVHS | High-speed event input | Counts pulses up to system clock rate; interrupt generated after programmable count threshold |
| EVLS | Low-speed event input | Debounces mechanical switches with user-selectable timing; generates interrupt on stable edge |
| CLKOUT | Configurable square-wave output | Programmable frequency divider output (1 Hz to 32.768 kHz); can serve as system clock source |
| VCC | Main power supply | 1.8V–3.6V operating range; powers SPI interface, EEPROM programming, and active RTCC logic |
Key Features
| Feature | Design Value |
|---|---|
| Power-fail timestamp logging | Records exact time of VCC loss and restoration in dedicated registers (0x18–0x1F), enabling forensic power-event analysis |
| Dual programmable alarms | Two independent alarms with maskable fields down to hundredth-of-second; assignable to IRQ or WDO pins |
| On-chip digital trimming | Adjusts oscillator frequency in ±1 ppm steps across ±259 ppm range - eliminates need for external trim caps |
| Event detect modules | Separate high-speed (pulse counting) and low-speed (switch debouncing) inputs with independent interrupt flags and configuration |
| EUI-48™ MAC address | Factory-programmed 48-bit globally unique identifier stored in 128-bit protected EEPROM area with hardware-enforced write lock |
| Automatic power switchover | Seamless transition between VCC and VBAT without time loss or SRAM corruption; no external circuitry required |
Applications
| Smart Energy Metering | Industrial PLC Time-Stamping |
|---|---|
Use Scenario: Recording kWh consumption with precise time alignment across multiple grid nodes for billing and load profiling. IC Role / Device Role / Timing Role: Primary RTCC providing synchronized, battery-backed time stamps for energy measurement registers and communication events. Use Value: Enables sub-second timestamp resolution and power-fail logging to ensure data integrity during brownouts - critical for revenue-grade metering compliance. | Use Scenario: Logging sensor readings and control actions in programmable logic controllers deployed in factory automation systems. IC Role / Device Role / Timing Role: Standalone timekeeping engine that maintains accurate wall-clock time and schedules periodic diagnostics independently of the host MCU. Use Value: Guarantees deterministic timestamping even during MCU resets or firmware updates, supporting IEC 61131-3 runtime requirements. |
| Medical Diagnostic Equipment | Networked Edge Sensors |
Use Scenario: Capturing patient vital sign measurements with FDA-mandated audit trails in portable ECG and glucose monitors. IC Role / Device Role / Timing Role: Tamper-resistant time source storing authenticated timestamps in protected EEPROM alongside clinical data. Use Value: Provides cryptographically verifiable time provenance via EUI-48™-anchored secure storage - satisfies 21 CFR Part 11 electronic record requirements. | Use Scenario: Battery-powered environmental sensors transmitting temperature/humidity data over LoRaWAN or NB-IoT networks. IC Role / Device Role / Timing Role: Ultra-low-power RTCC managing wake-up scheduling, data logging intervals, and transmission timing while minimizing host MCU duty cycle. Use Value: Achieves 1.0 µA VBAT current enabling >10-year operation on CR2032, reducing field maintenance and extending deployment life. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time clock/calendar applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP795W20T-I/ST | Same package and pinout; 2 Kbit EEPROM but no EUI-48™ preprogramming; unprotected 128-bit ID space | Lacks factory-assigned MAC address - requires external provisioning for network identity | Select when secure node identification is not required and cost optimization is prioritized |
| DS3231M+ | Integrated TCXO (±2 ppm over -40°C to +85°C); no event detect or watchdog; I²C-only interface | No SPI support, no programmable alarms beyond time-of-day, no pulse counting or switch debounce capability | Select when highest oscillator stability is critical and peripheral integration is secondary |
Compared with MCP795W21T-I/ST, MCP795W20T-I/ST omits EUI-48™ for lower BOM cost, while DS3231M+ trades SPI flexibility and dual-event detection for superior oscillator accuracy via built-in TCXO - making each suitable for distinct system-level trade-offs in connectivity, security, and timing precision.
Availability
MCP795W21T-I/ST is available at Aetrix Electronics and suitable for smart metering, industrial PLCs, medical diagnostics, and networked edge sensors requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for MCP795W21T-I/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and timing solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The MCP795Wxx family is designed for embedded systems requiring autonomous, battery-backed timekeeping with integrated memory, event handling, and secure identity - targeting industrial, medical, and infrastructure applications where reliability and data integrity are non-negotiable.
FAQ
What is the primary function of the MCP795W21T-I/ST?
The MCP795W21T-I/ST is a SPI-interfaced Real-Time Clock/Calendar IC with integrated 2 Kbit EEPROM, EUI-48™ MAC address, programmable watchdog timer, and dual event detect modules. Its core function is to maintain highly accurate, battery-backed time and date information - including hundredth-of-second resolution and leap-year compensation through 2399 - while providing auxiliary functions like timestamped power-fail logging and secure device identification. The MCP795W21T-I/ST operates autonomously from host processors, ensuring continuous timekeeping during MCU sleep or failure.
Does the MCP795W21T-I/ST require external load capacitors for its crystal oscillator?
Yes, the MCP795W21T-I/ST requires external load capacitors on X1 and X2 pins when using a 32.768 kHz tuning fork crystal. It is optimized for crystals with 6–9 pF specified load capacitance. The effective load capacitance (CL) depends on CX1, CX2, on-die oscillator pin capacitance (3 pF), and PCB stray capacitance. Capacitor values must be selected per Equation 5-1 in the datasheet to match the crystal's CL specification - mismatch causes frequency inaccuracy. The MCP795W21T-I/ST does not include internal load caps, so external components are mandatory for crystal operation.
How does the power-fail timestamp feature work in the MCP795W21T-I/ST?
The MCP795W21T-I/ST automatically logs the exact time of both power-fail (VCC dropout) and power-up (VCC restoration) events into dedicated registers (0x18–0x1F). When VCC drops below the switchover threshold (1.3–1.7V), the device transitions to VBAT and records the current RTCC value into the Power-Down Timestamp registers. Upon VCC return, it captures the time again in the Power-Up Timestamp registers. These timestamps are preserved across backup power cycles and accessible via SPI READ commands - enabling post-mortem analysis of power integrity issues without host MCU intervention. The MCP795W21T-I/ST performs this logging autonomously.
Can the MCP795W21T-I/ST operate with an external 32.768 kHz clock instead of a crystal?
Yes, the MCP795W21T-I/ST supports external clock input mode. By setting the EXTOSC bit in the CONTROL register (address 0x08), the device disables its internal oscillator and accepts a buffered 32.768 kHz square wave applied to the X1 pin. In this configuration, X2 must be left floating. This mode eliminates crystal-related layout sensitivity and component count, useful in noise-sensitive environments or when a system-level clock is already available. All timing, alarm, and timestamp functions remain fully operational - only the oscillator source changes. The MCP795W21T-I/ST retains full digital trimming capability even in external clock mode for fine frequency alignment.
What is the purpose of the 128-bit protected EEPROM in the MCP795W21T-I/ST?
The 128-bit protected EEPROM in the MCP795W21T-I/ST stores factory-programmed EUI-48™ MAC address and supports secure custom data storage. Access requires a multi-step hardware-enforced unlock sequence (UNLOCK instruction followed by specific timing and address conditions), preventing accidental or malicious overwrite. This area is physically isolated from main EEPROM and survives 1 million erase/write cycles. Its primary purpose is to provide a tamper-resistant, globally unique hardware identity for networked devices - essential for IoT authentication, regulatory compliance (e.g., FCC ID binding), and secure boot chain anchoring. The MCP795W21T-I/ST guarantees this ID remains intact across power cycles and firmware updates.
MCP795W21T-I/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Clock/Calendar
- Features:
- Alarm, EEPROM, Leap Year, Square Wave Output, SRAM, Unique ID, Watchdog Timer
- Memory Size:
- 64B
- Time Format:
- HH:MM:SS:hh (12/24 hr)
- Date Format:
- YY-MM-DD-dd
- Interface:
- SPI
- Voltage - Supply:
- 1.8V ~ 3.6V
- Voltage - Supply, Battery:
- 1.3V ~ 3.6V
- Current - Timekeeping (Max):
- 1µA @ 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-TSSOP
MCP795W21T-I/ST FAQ
1.How can I place an order for MCP795W21T-I/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for MCP795W21T-I/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MCP795W21T-I/ST reliable?
The price and inventory of MCP795W21T-I/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MCP795W21T-I/ST is usually 5 days.
3.What payment methods are accepted for MCP795W21T-I/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MCP795W21T-I/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MCP795W21T-I/ST?
MCP795W21T-I/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MCP795W21T-I/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MCP795W21T-I/ST?
For technical support, including MCP795W21T-I/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MCP795W21T-I/ST requirements.
6.How does Aetrix verify that MCP795W21T-I/ST is sourced from the original manufacturer or authorized distributors?
All MCP795W21T-I/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MCP795W21T-I/ST meets industry standards.
7.What is the process for return or replacement of MCP795W21T-I/ST?
All MCP795W21T-I/ST units undergo pre-shipment inspection (PSI). If there is an issue with MCP795W21T-I/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MCP795W21T-I/ST part is unused and in its original packaging.
Return procedure for MCP795W21T-I/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MCP795W21T-I/ST Tags

-
MCP7940N-I/SN
Microchip Technology

-
MCP7940MT-I/MNY
Microchip Technology

-
PCF85063ATL/1,118
NXP USA Inc.

-
MCP7940NT-I/SN
Microchip Technology

-
MCP7940NT-I/MS
Microchip Technology

-
MCP7940N-I/MS
Microchip Technology

-
PCF85063AT/AY
NXP USA Inc.
-
PCF85063TP/1Z
NXP Semiconductors

-
PCF85063ATT/AJ
NXP USA Inc.

-
MCP7940NT-E/SN
Microchip Technology

-
MCP7940NT-I/MNY
Microchip Technology

-
MCP79400T-I/SN
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

