NXP Semiconductors MD7P19130HSR3
- Part No.:
- MD7P19130HSR3
- Manufacturer:
- NXP Semiconductors
- Category:
- Single FETs, MOSFETs
- Package:
- NI-780S-4L
- Datasheet:
-
MD7P19130HSR3.pdf
- Description:
- RF MOSFET LDMOS 28V NI780
- Quantity:
- Payment:

- Shipping:

Inventory:2,560
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MD7P19130HSR3 from Freescale Semiconductor is a laterally diffused N-channel RF power MOSFET designed for CDMA and W-CDMA base station amplifier stages operating at 1930–1990 MHz. It delivers 40 W average output power at 28 V with 20 dB power gain and –36 dBc ACPR at ±5 MHz offset under single-carrier W-CDMA conditions, supporting Class AB/C operation in multicarrier cellular infrastructure.
For engineers reviewing the MD7P19130HSR3 datasheet, MD7P19130HSR3 pinout, MD7P19130HSR3 application, or MD7P19130HSR3 equivalent, this device requires attention to gate bias stability, thermal resistance (0.36 °C/W at 40 W), VSWR ruggedness (10:1 at 130 W CW), and integrated ESD protection per JESD22-A114 Class 1C.
Technical Context
This RF power transistor uses an internally matched lateral MOSFET structure optimized for broadband 1930–1990 MHz operation in base station final amplifiers. Its series-equivalent large-signal impedance parameters (e.g., Zsource = 7.07 + j0.89 Ω, Zload = 1.55 – j2.79 Ω at 1960 MHz) are characterized for direct integration into 50 Ω systems without external matching networks.
The device supports high-efficiency Class C operation via extended negative gate-source voltage range (–6.0 V), features guaranteed 100% PAR testing for output power capability, and maintains stable gain flatness (0.3 dB over 60 MHz) and phase linearity (0.5° average deviation) at full output.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | 1930–1990 MHz - Covers full PCS/CDMA band with validated W-CDMA performance at 1987.5 MHz. |
| Pout (Avg) | 40 W - Sustained average output under single-carrier W-CDMA with 7.5 dB PAR input signal. |
| Power Gain | 20 dB - Enables compact driver-stage design with minimal interstage loss impact. |
| Drain Efficiency | 30% - Reduces thermal load in air-cooled macrocell PA modules at 28 V operation. |
| ACPR @ ±5 MHz | –36 dBc - Meets 3GPP spectral mask requirements in 3.84 MHz channel bandwidth. |
| VSWR Tolerance | 10:1 at 130 W CW - Ensures survivability during antenna mismatch events in deployed base stations. |
| RθJC | 0.36 °C/W - Enables thermal design with heatsink interface resistance ≤0.64 °C/W for 150 °C case limit at 40 W. |
| ESD Rating | JESD22-A114 Class 1C - Protects against human-body discharge during handling and board assembly. |
Pinout & Package
MD7P19130HSR3 is housed in the NI-780-4 package (Case 465M-01, Style 1), a thermally enhanced ceramic/metal flanged package with four leads and integral source grounding via the metal tab. The package provides low-inductance RF paths and direct thermal conduction to heatsinks.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (RFoutA/VDSA) | Drain A terminal | Main RF output node for first internal transistor segment; connects to output matching network. |
| 2 (RFinB/VGSB) | Gate B terminal | Second gate input for balanced or push-pull configurations; requires DC blocking and bias isolation. |
| 3 (RFinA/VGSA) | Gate A terminal | Primary gate input; accepts DC bias (1.9–3.4 V) and RF drive signal with 50 Ω termination. |
| 4 (RFoutB/VDSB) | Drain B terminal | Secondary RF output node; used in quadrature-combined or Doherty architectures. |
Key Features
| Feature | Design Value |
|---|---|
| Internally matched I/O | Eliminates discrete matching components; enables direct 50 Ω system integration with verified Zsource/Zload data. |
| 100% PAR-tested output | Guarantees minimum 40 W avg. Pout under real-world W-CDMA signal conditions before shipment. |
| Extended VGS range | –6.0 V to +10 V enables stable Class C biasing and improved efficiency in high-backoff operation. |
| Integrated ESD protection | Passes JESD22-A114 Class 1C, reducing need for external TVS diodes in front-end PCB layout. |
| Rugged 10:1 VSWR rating | Survives worst-case antenna mismatch at full 130 W CW without degradation or latch-up. |
Applications
| CDMA Base Station PA | W-CDMA Macrocell Amplifier |
|---|---|
Use Scenario: Final-stage power amplification in 3G CDMA2000 base station transceivers operating at 1930–1990 MHz. IC Role / Device Role / Timing Role: High-efficiency RF power transistor delivering 40 W avg. output in Class AB mode with 20 dB small-signal gain. Use Value: Meets IS-95 spectral mask with –36 dBc ACPR and supports 10:1 VSWR tolerance for field-reliable outdoor deployment. |
Use Scenario: Single-carrier W-CDMA final amplifier in macrocell BTS requiring linear 40 W avg. output with PAR handling. IC Role / Device Role / Timing Role: Laterally diffused MOSFET providing 6 dB PAR capability at 0.01% CCDF probability with 30% drain efficiency. Use Value: Delivers validated W-CDMA performance (7.5 dB input PAR, 3.84 MHz BW) without external predistortion complexity. |
| Multicarrier Cellular PA | Point-to-Point Wireless Link |
Use Scenario: Multicarrier amplifier stage combining up to four CDMA carriers in PCS band infrastructure equipment. IC Role / Device Role / Timing Role: High-VSWR-tolerant RF power switch capable of 130 W CW P1dB compression point. Use Value: Maintains gain flatness ≤0.3 dB across 60 MHz bandwidth, enabling consistent carrier-level control in MC-CDMA systems. |
Use Scenario: High-reliability power amplifier in licensed 1.9 GHz point-to-point microwave backhaul links. IC Role / Device Role / Timing Role: Thermally robust RF transistor with 0.36 °C/W RθJC, rated for continuous 150 °C case temperature. Use Value: Supports uncooled or passively cooled outdoor enclosure designs with MTTF >106 hours at 125 °C junction temperature. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF power transistor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MD7P19130HR3 | Different package: NI-780S-4 (Case 465H-02); identical electrical specs and thermal resistance (0.31 °C/W at 130 W). | Designed for higher-power CW operation (130 W) with slightly lower thermal resistance; same pinout but different flange mounting geometry. | Select MD7P19130HR3 when board layout accommodates larger Case 465H-02 footprint and 130 W CW duty cycle is required. |
| AFM905S | NXP LDMOS device; 1930–1990 MHz, 45 W avg., 21 dB gain, –37 dBc ACPR; RθJC = 0.35 °C/W; RoHS compliant. | Offers marginally higher gain and ACPR; requires different gate bias network due to VGS(th) = 2.5 V (vs. 1.2–2.7 V for MD7P19130HSR3). | Choose AFM905S if tighter ACPR spec (–37 dBc) or higher gain stability over temperature is prioritized over Freescale's PAR test guarantee. |
Compared with MD7P19130HR3, the MD7P19130HSR3 trades 0.05 °C/W higher thermal resistance for a smaller NI-780-4 package footprint, while AFM905S provides superior ACPR at the cost of reduced gate voltage margin and no 100% PAR screening.
Availability
MD7P19130HSR3 is available at Aetrix Electronics and suitable for CDMA base station PA modules, W-CDMA macrocell amplifiers, and multicarrier cellular infrastructure requiring stable component supply, long-lifecycle support, and traceable sourcing for telecom OEMs.
Supply support for MD7P19130HSR3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Freescale Semiconductor (now part of NXP Semiconductors) is a global leader in RF power solutions for wireless infrastructure, specializing in LDMOS and GaN technologies for cellular base stations.
The MD7P19130HSR3 belongs to Freescale's MD7P family of laterally diffused MOSFETs engineered specifically for high-linearity, high-efficiency 3G/4G macrocell and microcell power amplifiers operating in the 1.9 GHz band.
FAQ
What is the maximum continuous drain current rating for MD7P19130HSR3?
The MD7P19130HSR3 does not specify a maximum continuous drain current (ID) rating directly; instead, its safe operating area is defined by maximum junction temperature (225 °C), case temperature limit (150 °C), and thermal resistance (0.36 °C/W). Under typical 40 W avg. W-CDMA operation at 28 V, quiescent drain current is 1250 mA - a design point validated for reliability and thermal stability in production base station amplifiers.
Does MD7P19130HSR3 require external gate resistors for stability?
No, MD7P19130HSR3 is internally matched and characterized with stable operation in 50 Ω systems without external gate stabilization resistors. However, Freescale's reference test circuit (Figure 2) includes ferrite bead B1 on the gate bias line to suppress VHF/UHF oscillations - a recommended practice for production layouts to ensure unconditional stability across temperature and process variation.
Can MD7P19130HSR3 be used in Doherty amplifier configurations?
Yes, MD7P19130HSR3 is explicitly supported for Doherty topologies as shown in Figure 4 of the datasheet. Its dual-gate/dual-drain structure (pins 1/4 and 2/3) allows independent drive and biasing of main and peaking paths, and its characterized series-equivalent impedances enable accurate load-pull design of both amplifier branches at 1960 MHz.
What is the gate threshold voltage range for MD7P19130HSR3?
The gate threshold voltage (VGS(th)) for MD7P19130HSR3 is specified from 1.2 V to 2.7 V at VDS = 10 V and ID = 316 μA. This wide range reflects process variation and ensures compatibility with standard 2.7 V gate bias supplies while allowing fine-tuning of Class AB quiescent current (VGS(Q) = 1.9–3.4 V at IDQ = 1250 mA).
Is MD7P19130HSR3 lead-free and RoHS compliant?
Yes, MD7P19130HSR3 is RoHS compliant per the datasheet revision 2 (August 2010), meeting EU Directive 2011/65/EU requirements. The device uses lead-free terminations and packaging materials, and is supplied in tape-and-reel format (R3 suffix = 250 units per 56 mm, 13-inch reel) with appropriate moisture sensitivity level (MSL) labeling.
MD7P19130HSR3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- NI-780S-4L
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Technology:
- LDMOS
- Configuration:
- Dual
- Frequency:
- 1.99GHz
- Gain:
- 20dB
- Voltage - Test:
- 28 V
- Current Rating (Amps):
- -
- Noise Figure:
- -
- Current - Test:
- 1.25 A
- Power - Output:
- 40W
- Voltage - Rated:
- 65 V
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- NI-780S-4L
MD7P19130HSR3 FAQ
1.How can I place an order for MD7P19130HSR3 through Aetrix?
Please submit a Request for Quotation (RFQ) for MD7P19130HSR3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MD7P19130HSR3 reliable?
The price and inventory of MD7P19130HSR3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MD7P19130HSR3 is usually 5 days.
3.What payment methods are accepted for MD7P19130HSR3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MD7P19130HSR3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MD7P19130HSR3?
MD7P19130HSR3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MD7P19130HSR3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MD7P19130HSR3?
For technical support, including MD7P19130HSR3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MD7P19130HSR3 requirements.
6.How does Aetrix verify that MD7P19130HSR3 is sourced from the original manufacturer or authorized distributors?
All MD7P19130HSR3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MD7P19130HSR3 meets industry standards.
7.What is the process for return or replacement of MD7P19130HSR3?
All MD7P19130HSR3 units undergo pre-shipment inspection (PSI). If there is an issue with MD7P19130HSR3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MD7P19130HSR3 part is unused and in its original packaging.
Return procedure for MD7P19130HSR3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MD7P19130HSR3 Tags

-
3SK294(TE85L,F)
Toshiba Semiconductor and Storage
-
SAV-551+
Mini-Circuits

-
TAV2-501+
Mini-Circuits

-
CE3514M4-C2
CEL

-
AFT05MS004NT1
NXP USA Inc.
-
SAV-541+
Mini-Circuits

-
CE3512K2-C1
CEL

-
AFM907NT1
NXP Semiconductors

-
SKY65050-372LF
Skyworks Solutions Inc.

-
CE3520K3-C1
CEL

-
AFT09MS007NT1
NXP USA Inc.

-
AFT09MS015NT1
NXP USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
