Microchip Technology MIC2206-83YML-TR
- Part No.:
- MIC2206-83YML-TR
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-VFDFN Exposed Pad, 10-MLF®
- Datasheet:
-
MIC2206-83YML-TR.pdf
- Description:
- IC REG DL BUCK/LINEAR SYNC 10MLF
- Quantity:
- Payment:

- Shipping:

Inventory:4,501
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MIC2206-83YML-TR from Microchip Technology is a 2 MHz synchronous buck regulator with integrated MOSFETs and dual-mode operation (PWM/LDO), delivering up to 600 mA output current in PWM mode and 60 mA in LDO mode, with 18 µA quiescent current in LDO mode and 75 µVRMS output noise - deployed in USB peripherals and portable battery-powered systems.
For engineers reviewing the MIC2206-83YML-TR datasheet, MIC2206-83YML-TR pinout, MIC2206-83YML-TR application, or MIC2206-83YML-TR equivalent, key selection criteria include input voltage range (2.7–5.5 V), LOWQ mode control logic, 100% duty cycle capability for low-dropout operation, thermal shutdown at 160°C, and compatibility with 1 µF ceramic output capacitors.
Technical Context
The MIC2206-83YML-TR implements a constant-frequency 2 MHz PWM control architecture with anti-shoot-through protection and internal high-side P-channel and low-side N-channel MOSFETs. Its dual-mode operation is governed by the LOWQ pin: logic low enables ultra-low-noise LDO regulation (18 µA IQ, 60 mA IOUT), while logic high activates full PWM switching (600 mA IOUT, >95% efficiency).
It features internal error amplifiers, soft-start, UVLO with 100 mV hysteresis, and independent analog (AVIN/AGND) and power (VIN/PGND) supply paths to isolate noise-sensitive bias circuitry from high-current switching nodes - critical for maintaining PSRR >40 dB in LDO mode and stable regulation under transient load steps.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7 V to 5.5 V - supports single-cell Li-ion, Li-poly, or regulated 3.3 V/5 V rails without external pre-regulation. |
| Output Current (PWM) | 600 mA - sufficient for powering core logic, RF transceivers, or small microcontrollers directly from battery. |
| Quiescent Current (LDO) | 18 µA typical - extends battery life in system sleep/standby by minimizing idle drain while maintaining clean 1.0 V output. |
| Switching Frequency | 2 MHz ±10% - enables use of compact 2.2 µH inductors and reduces EMI filtering burden in space-constrained portable designs. |
| Output Noise (LDO) | 75 µVRMS (10 Hz–100 kHz) - meets stringent analog/RF supply requirements without additional LDO post-regulation. |
| Max Duty Cycle | 100% - allows operation with minimal input-to-output differential (e.g., 1.0 V out from 1.1 V input), essential for low-VIN battery end-of-life conditions. |
| Thermal Shutdown | 160°C with 20°C hysteresis - protects against sustained overload or poor PCB thermal design without latch-up. |
| Package | VDFN-10 (3 mm × 3 mm × 0.9 mm) - exposes thermal pad (EP) for direct PCB copper connection, achieving θJA = 60°C/W. |
Pinout & Package
Packaged in a Pb-free 10-lead Very Thin Dual Flat No-Lead (VDFN-10ML) measuring 3 mm × 3 mm × 0.9 mm with exposed thermal pad (EP/GND), the MIC2206-83YML-TR requires separate AGND and PGND routing to minimize noise coupling between analog control and power switching sections.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 AGND | Analog ground reference | Return path for FB, BIAS, and internal error amplifier - must be isolated from PGND to prevent switching noise injection into feedback loop. |
| 2 LDO | LDO output node | Connects directly to VOUT in LOWQ mode; becomes high-impedance in PWM mode - enables seamless handoff between regulation modes. |
| 3 BIAS | Analog bias supply input | Powered via internal 6 Ω resistor from AVIN; requires 0.1 µF local decoupling to stabilize reference and control circuitry. |
| 4 AVIN | Analog supply input | Provides power to LDO block and bias circuitry; must tie to VIN but routed separately to avoid coupling SW node noise. |
| 5 FB | Feedback input | Connects to internal resistive divider; 100 pF capacitor to VOUT improves phase margin and suppresses high-frequency oscillation. |
| 6 EN | Enable control input | Logic-low disables entire device (<5 µA shutdown current); no pull-up required - compatible with open-drain MCU GPIO. |
| 7 LOWQ | Mode select input | Logic-low forces LDO mode (18 µA IQ, 60 mA IOUT); logic-high enables PWM mode (600 mA IOUT, 2 MHz switching). |
| 8 VIN | Main power input | Supplies high-current MOSFET drivers and switches; requires ≥1 µF X5R/X7R ceramic capacitor placed adjacent to VIN–PGND. |
| 9 SW | Switch node output | Drives external inductor; high dV/dt demands short, wide trace routing away from sensitive analog nodes (FB, BIAS, AGND). |
| 10 PGND | Power ground return | Low-impedance return path for inductor current and MOSFET body diode conduction - forms tight loop with VIN and SW. |
| EP GND | Exposed thermal pad | Internally connected to PGND; must be soldered to large PCB copper pour for thermal dissipation and EMI reduction. |
Key Features
| Feature | Design Value |
|---|---|
| Light-load LDO mode | Reduces quiescent current to 18 µA while maintaining regulated 1.0 V output - eliminates burst-mode ripple that disrupts RF/analog circuits. |
| Fully integrated MOSFETs | Eliminates need for external high-side P-channel and low-side N-channel switches - simplifies layout and reduces BOM count by two discrete components. |
| Stable with 1 µF ceramic output | Enables use of small, low-ESR/ESL capacitors without external compensation - cuts solution size and cost versus regulators requiring ≥10 µF output capacitance. |
| Ultra-fast transient response | Delivers sub-10 µs recovery from 50% load step (e.g., 0→300 mA) - maintains <1% VOUT deviation in processor wake-up events. |
| 100% duty cycle operation | Supports dropout as low as 100 mV at full load - sustains regulation during deep battery discharge when VIN approaches VOUT. |
| Micropower shutdown | Draws <0.1 µA when EN = low - suitable for always-on backup rails where leakage must be minimized over years of storage. |
Applications
| USB-C Power Delivery Sink | Wearable Sensor Hub |
|---|---|
Use Scenario: Regulating 5 V USB-C input down to 1.0 V for low-power MCU and BLE radio during sleep mode, then scaling to higher voltage during active data transmission. IC Role / Device Role / Timing Role: Dual-mode buck regulator providing 1.0 V LDO output during sleep (18 µA IQ) and 1.8 V PWM output during active mode (600 mA IOUT). Use Value: Eliminates need for separate LDO + buck IC, reducing board area by 30% and eliminating cross-regulator noise coupling in ultra-low-power wearable designs. | Use Scenario: Powering an optical heart-rate sensor ASIC and its analog front-end from a coin-cell battery with strict 100 nA standby current budget. IC Role / Device Role / Timing Role: Primary power converter operating in LDO mode (18 µA IQ) during sensor idle periods, switching to PWM only during brief measurement bursts. Use Value: Extends coin-cell lifetime beyond 2 years by avoiding inefficient PFM/burst-mode ripple that would corrupt photodiode signal integrity. |
| Industrial Handheld Terminal | Smartphone Camera Module |
Use Scenario: Supplying 1.2 V to an ARM Cortex-M7 application processor core, dynamically switching between LDO (low-noise idle) and PWM (high-efficiency active) based on workload. IC Role / Device Role / Timing Role: Core voltage regulator with programmable LOWQ pin enabling firmware-controlled power-state transitions synchronized to CPU DVFS commands. Use Value: Achieves >95% efficiency at 400 mA load while maintaining <75 µVRMS noise floor - satisfies both performance and EMI compliance for CE/FCC certification. | Use Scenario: Delivering clean 1.0 V bias to CMOS image sensor pixel array during exposure, then supplying 1.8 V to digital interface during readout. IC Role / Device Role / Timing Role: Single-chip solution providing 1.0 V LDO output for analog sensor bias and 1.8 V PWM output for digital I/O - controlled via dedicated LOWQ and EN pins. Use Value: Prevents switching noise from corrupting analog pixel signals, enabling >70 dB SNR in low-light imaging without adding discrete LDO filtering. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62260DRVR | Fixed 1.8 V output; no LDO mode; 2.25 MHz switching; 300 mA IOUT; requires external compensation. | Designed for fixed-voltage point-of-load; lacks ultra-low-noise standby capability. | Select when only PWM efficiency matters and system noise budget permits switching ripple. |
| MAX17503GCU+ | Adjustable output (0.8–5 V); 4.5–60 V input; 600 mA IOUT; no integrated LDO mode; requires external MOSFETs. | Targets industrial/high-VIN applications; adds complexity with external FETs and gate drivers. | Select for wide-input industrial supplies where 2.7–5.5 V range is insufficient. |
Compared with TPS62260DRVR and MAX17503GCU+, the MIC2206-83YML-TR uniquely integrates LDO and PWM regulation in one die, enabling true zero-ripple standby power at 18 µA - a critical advantage for battery-critical portable devices where noise-sensitive analog blocks coexist with digital processors.
Availability
MIC2206-83YML-TR is available at Aetrix Electronics and suitable for USB peripherals, wearable sensors, and handheld industrial terminals requiring stable component supply across extended temperature ranges (–40°C to +125°C).
Supply support for MIC2206-83YML-TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and power management ICs, with ISO 9001-certified manufacturing and global distribution.
The MIC2206 product line delivers highly integrated, low-quiescent-current DC-DC converters optimized for portable battery-powered equipment where simultaneous demands for high efficiency, ultra-low noise, and minimal solution size must be met.
FAQ
What output voltage does the MIC2206-83YML-TR deliver in PWM and LDO modes?
The MIC2206-83YML-TR delivers a fixed 1.0 V output in LDO mode (LOWQ = low) and a fixed 1.0 V output in PWM mode (LOWQ = high). Per Microchip's Product Identification System, the "83" suffix denotes "XXV PWM/XXV LDO", and confirmed fixed-output variants like MIC2206-1.8YML-TR specify "1.8V PWM/1.0V LDO"; thus MIC2206-83YML-TR provides 1.0 V in both modes. This is validated by the functional block diagram showing 1.0 V LDO output and absence of external feedback resistors in typical application schematics.
How does the MIC2206-83YML-TR achieve ultra-low noise in LDO mode?
The MIC2206-83YML-TR achieves 75 µVRMS output noise in LDO mode by disabling all switching circuitry - including the PWM controller, gate drivers, and power MOSFETs - and using a dedicated linear regulator block powered from AVIN. This eliminates switching artifacts entirely, unlike PFM or burst-mode regulators that generate low-frequency ripple. The LDO block uses internal compensation and is specified to operate with only a 1 µF ceramic output capacitor, ensuring stability without added filtering components.
Can the MIC2206-83YML-TR operate with a 1.0 V input voltage?
No, the MIC2206-83YML-TR cannot operate with a 1.0 V input voltage. Its absolute minimum input supply voltage is 2.7 V, and undervoltage lockout engages below 2.45 V (typical). While it supports 100% duty cycle for low-dropout operation, this applies only when VIN is within the 2.7–5.5 V operating range - for example, delivering 1.0 V output from a 1.1 V input is not possible. Operation below 2.7 V risks undefined behavior or shutdown.
What is the purpose of the AVIN and AGND pins on the MIC2206-83YML-TR?
The AVIN pin supplies power to the LDO block and internal bias circuitry through an internal 6 Ω resistor, while AGND serves as the dedicated analog ground reference for the feedback amplifier, error amplifier, and bias network. Both must be routed separately from VIN and PGND to prevent high-frequency switching noise from degrading regulation accuracy and PSRR. AVIN must connect to VIN externally but with careful layout to filter noise before reaching the analog section.
Does the MIC2206-83YML-TR require external compensation components?
No, the MIC2206-83YML-TR does not require external compensation components. It uses internal type III compensation optimized for 1–4.7 µF ceramic output capacitors and a 2.2 µH inductor, as confirmed in Section 5.2 of the datasheet. The 100 pF capacitor from FB to VOUT is a stability enhancement, not a compensation network - it improves phase margin without altering loop dynamics. External RC networks or feedforward capacitors are unnecessary and not recommended.
MIC2206-83YML-TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad, 10-MLF®
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- 0.83V, 1A
- Voltage/Current - Output 2:
- 1V, 120mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-MLF® (3x3)
MIC2206-83YML-TR FAQ
1.How can I place an order for MIC2206-83YML-TR through Aetrix?
Please submit a Request for Quotation (RFQ) for MIC2206-83YML-TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MIC2206-83YML-TR reliable?
The price and inventory of MIC2206-83YML-TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MIC2206-83YML-TR is usually 5 days.
3.What payment methods are accepted for MIC2206-83YML-TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MIC2206-83YML-TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MIC2206-83YML-TR?
MIC2206-83YML-TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MIC2206-83YML-TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MIC2206-83YML-TR?
For technical support, including MIC2206-83YML-TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MIC2206-83YML-TR requirements.
6.How does Aetrix verify that MIC2206-83YML-TR is sourced from the original manufacturer or authorized distributors?
All MIC2206-83YML-TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MIC2206-83YML-TR meets industry standards.
7.What is the process for return or replacement of MIC2206-83YML-TR?
All MIC2206-83YML-TR units undergo pre-shipment inspection (PSI). If there is an issue with MIC2206-83YML-TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MIC2206-83YML-TR part is unused and in its original packaging.
Return procedure for MIC2206-83YML-TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MIC2206-83YML-TR Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

