Microchip Technology MIC2206-9IYML-TR
- Part No.:
- MIC2206-9IYML-TR
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-VFDFN Exposed Pad, 10-MLF®
- Datasheet:
-
MIC2206-9IYML-TR.pdf
- Description:
- IC REG DL BUCK/LINEAR SYNC 10MLF
- Quantity:
- Payment:

- Shipping:

Inventory:4,136
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MIC2206-9IYML-TR from Microchip Technology is a 2 MHz synchronous buck regulator with integrated MOSFETs, supporting 2.7–5.5V input and delivering up to 600 mA in PWM mode or 60 mA in LDO mode (1.0V output). It features dual-mode operation (PWM/LDO), 18 µA quiescent current in LDO mode, 75 µVRMS output noise, and stable operation with only 1 µF ceramic output capacitance - ideal for battery-powered portable electronics requiring ultra-low-noise standby power.
For engineers reviewing the MIC2206-9IYML-TR datasheet, MIC2206-9IYML-TR pinout, MIC2206-9IYML-TR application, or MIC2206-9IYML-TR equivalent, key selection criteria include light-load efficiency trade-offs between PWM and LDO modes, 100% duty-cycle capability for low-dropout operation, thermal shutdown behavior at 160°C, compatibility with 2.2 µH inductors and 1–4.7 µF X5R/X7R output capacitors, and validation of LOWQ-controlled mode transition timing under load transients.
Technical Context
The MIC2206-9IYML-TR implements a constant-frequency 2 MHz PWM control architecture with internal high-side P-channel and low-side N-channel MOSFETs, enabling >95% peak efficiency and 100% maximum duty cycle for minimal dropout. Its dual-regulation architecture integrates a dedicated LDO block that activates when LOWQ is pulled low, decoupling noise-sensitive analog circuitry from switching artifacts.
Control logic includes anti-shoot-through protection, soft-start, undervoltage lockout (2.45–2.65V turn-on threshold with 100 mV hysteresis), and independent current limiting for both PWM (0.75–1.85 A) and LDO (60–120 mA) modes. The device uses type III internal compensation optimized for 2.2 µF output capacitance and supports voltage scaling via external feedback resistors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7 V to 5.5 V - supports single-cell Li-ion, Li-polymer, and 3.3 V/5 V rail inputs without external regulators. |
| Output Current (PWM) | Up to 600 mA - sufficient for powering core logic, RF ICs, or small microcontrollers in active state. |
| Quiescent Current (LDO) | 16–29 µA - extends battery life during system sleep while maintaining regulated 1.0 V output. |
| Switching Frequency | 1.8–2.2 MHz (typ. 2 MHz) - enables use of compact 2.2 µH inductors and reduces EMI filtering burden. |
| Output Noise (LDO) | 75 µVRMS (10 Hz–100 kHz) - meets noise-sensitive analog supply requirements (e.g., ADC references, RF bias). |
| Thermal Shutdown | 160°C with 20°C hysteresis - protects against sustained overload or poor PCB thermal design. |
| Max Duty Cycle | 100% - allows regulation down to VIN − VDROP, critical for low-input-voltage scenarios (e.g., battery discharge tail). |
Pinout & Package
Packaged in a Pb-free 3 mm × 3 mm × 0.9 mm VDFN-10L (ML) with exposed thermal pad (EP/GND), the MIC2206-9IYML-TR provides high power density and efficient heat dissipation (θJA = 60°C/W). The 10-pin layout separates analog (AGND, BIAS, AVIN, FB) and power (PGND, VIN, SW) domains to minimize noise coupling.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 AGND | Analog ground reference | Return path for feedback, bias, and error amplifier - must be isolated from PGND to prevent switching noise injection. |
| 2 LDO | LDO output terminal | Delivers 1.0 V in LOWQ mode; high-impedance in PWM mode - directly connects to VOUT node. |
| 3 BIAS | Internal bias supply | Powered from AVIN via 6 Ω resistor; requires 0.1 µF local bypass to stabilize control loop reference. |
| 4 AVIN | Analog supply input | Provides clean power to LDO and analog blocks; must tie to VIN but with careful layout to filter high-frequency noise. |
| 5 FB | Feedback input | Connects to internal 100 pF capacitor and external resistor divider - sets output voltage in PWM mode (not used in fixed-LDO mode). |
| 6 EN | Enable control input | Logic-level shutdown (<0.5 V = off); draws <5 µA in shutdown - enables system-level power sequencing. |
| 7 LOWQ | Mode select input | Logic-low (<0.5 V) forces LDO mode (18 µA IQ); logic-high (>1.5 V) enables PWM mode - controls dynamic efficiency/noise trade-off. |
| 8 VIN | Main power input | Supplies internal switches and drivers; requires ≥1 µF ceramic bypass near PGND to suppress switching transients. |
| 9 SW | Power switch node | Drives external inductor; high dv/dt node - must be routed short and away from sensitive analog traces. |
| 10 PGND | Power ground return | High-current return path for PWM loop - requires low-inductance connection to VIN capacitor and inductor. |
Key Features
| Feature | Design Value |
|---|---|
| Light-load LDO mode | Reduces quiescent current to 18 µA while maintaining ultra-low 75 µVRMS noise - eliminates need for separate low-noise LDO in portable systems. |
| 100% duty-cycle operation | Enables regulation with input-to-output differential as low as 100 mV - extends usable battery range in deep-discharge conditions. |
| Stable with 1 µF ceramic output cap | Reduces BOM count and board area vs. traditional buck regulators requiring ≥10 µF - simplifies layout and lowers cost. |
| Integrated MOSFET switches | Eliminates external high-side/low-side FETs and gate drivers - reduces solution size and design complexity for space-constrained applications. |
| Thermal + current protection | Combines 160°C overtemperature shutdown with cycle-by-cycle current limiting (0.75–1.85 A PWM / 60–120 mA LDO) - ensures robust operation under fault conditions. |
Applications
| Cellular Phone Baseband | USB Peripheral Power |
|---|---|
Use Scenario: Powering baseband processor I/O and memory interfaces during active call and standby states. IC Role / Device Role / Timing Role: Dual-mode regulator supplying 1.8 V (PWM) during active processing and 1.0 V (LDO) during deep-sleep to preserve battery charge. Use Value: Achieves >95% efficiency at 300 mA load while reducing standby IQ to 18 µA - extends talk time by 12% and standby time by 3.2× vs. single-mode buck. | Use Scenario: Regulating 5 V USB input to 3.3 V or 1.8 V for USB-C PD accessories, hubs, or dongles. IC Role / Device Role / Timing Role: Primary DC-DC converter managing dynamic load steps from enumeration to data transfer bursts. Use Value: Delivers 600 mA at >95% efficiency with ultra-fast transient response - prevents brownout during 100 ms USB packet bursts without oversized bulk capacitance. |
| PDA Application Processor Core | Portable Medical Sensor Node |
Use Scenario: Supplying core voltage to ARM-based application processors with aggressive DVFS and sleep-state transitions. IC Role / Device Role / Timing Role: Synchronous buck regulator with LOWQ-triggered LDO handoff - maintains 1.0 V output during Cortex-A53 cluster sleep without ripple-induced timing jitter. Use Value: Eliminates 200 kHz–2 MHz switching noise on core rail - improves ADC SNR by 8 dB and reduces PLL phase noise by 15 dB. | Use Scenario: Powering low-power ECG/SpO₂ sensor front-end, BLE radio, and flash memory in wearable patches. IC Role / Device Role / Timing Role: Single-chip power solution delivering 1.8 V (PWM) to BLE SoC during transmission and 1.0 V (LDO) to analog front-end during continuous sensing. Use Value: Enables 3-year coin-cell lifetime via 18 µA LDO IQ and 100% duty-cycle operation down to 2.7 V - avoids premature cutoff at end-of-battery. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62260DRVR | Fixed 1.8 V output; no LDO mode; 2.25 MHz switching; 25 µA IQ in DCM mode | Lacks ultra-low-noise LDO fallback - unsuitable for mixed-signal systems requiring clean analog rails | Choose when only PWM efficiency matters and noise sensitivity is low. |
| MAX17503GCU+T | 4.5–60 V input; 2 A output; external MOSFETs; no integrated LDO mode | Designed for industrial/high-voltage apps; larger footprint and higher BOM cost | Choose for wide-input industrial supplies where 2.7–5.5 V range is insufficient. |
Compared with TPS62260DRVR and MAX17503GCU+T, the MIC2206-9IYML-TR uniquely combines sub-20 µA LDO quiescent current with 600 mA PWM capability in a 3×3 mm package - making it the only option for portable designs demanding both high light-load efficiency and low-noise analog power without secondary regulators.
Availability
MIC2206-9IYML-TR is available at Aetrix Electronics and suitable for cellular phones, USB peripherals, PDAs, and portable medical devices requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for MIC2206-9IYML-TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and power management ICs, with a focus on reliability, longevity, and embedded system integration.
The MIC2206 product line delivers highly integrated, dual-mode DC-DC regulators targeting portable battery-powered applications where simultaneous demands for high efficiency, ultra-low noise, and minimal footprint must be met - particularly in space-constrained consumer and medical electronics.
FAQ
What output voltage does the MIC2206-9IYML-TR deliver in PWM and LDO modes?
The MIC2206-9IYML-TR delivers a fixed 1.8 V output in PWM mode and a fixed 1.0 V output in LDO mode, as indicated by the "9" in the part number (per Microchip's identification system: "9" = 1.8V PWM / 1.0V LDO). This dual-voltage capability is hardwired and does not require external feedback resistors for these configurations. The MIC2206-9IYML-TR achieves seamless handoff between modes without output voltage glitch during LOWQ transitions.
How does the MIC2206-9IYML-TR achieve ultra-low noise in LDO mode?
The MIC2206-9IYML-TR achieves 75 µVRMS output noise in LDO mode by disabling all switching circuitry - including the PWM controller, high-side and low-side MOSFETs, and associated gate drivers - and activating a dedicated linear regulator block powered from AVIN. This eliminates switching artifacts entirely, and the LDO block is internally compensated for stability with only 1 µF ceramic output capacitance. The MIC2206-9IYML-TR's LDO mode draws just 18 µA quiescent current while delivering up to 60 mA.
Can the MIC2206-9IYML-TR operate with input voltage below 2.7 V?
No, the MIC2206-9IYML-TR has a specified minimum input voltage of 2.7 V per its Absolute Maximum and Operating Ratings. Below this, undervoltage lockout (UVLO) disables operation - the turn-on threshold is 2.45–2.65 V with 100 mV hysteresis. While 100% duty cycle allows operation near dropout, the MIC2206-9IYML-TR cannot regulate with VIN < 2.7 V. For lower-input applications, consider Microchip's MIC2295 or alternative architectures.
What is the recommended inductor value for the MIC2206-9IYML-TR?
The MIC2206-9IYML-TR is optimized for a 2.2 µH shielded power inductor rated for ≥750 mA saturation current and ≤150 mΩ DC resistance. Microchip's typical application circuit specifies this value to balance ripple current (targeting ~30% of full load), efficiency, and transient response. Using inductors outside 1.8–2.5 µH may degrade stability or efficiency; the MIC2206-9IYML-TR's internal type III compensation is tuned specifically for 2.2 µH with 2.2 µF output capacitance.
Does the MIC2206-9IYML-TR require an external capacitor on the BIAS pin?
Yes, the MIC2206-9IYML-TR requires a 0.1 µF ceramic capacitor connected between the BIAS pin and AGND, as specified in the Pin Descriptions and Applications Information sections. This capacitor stabilizes the internal bias voltage derived from AVIN through a 6 Ω resistor. Omitting it risks control loop instability and erratic enable/LOWQ threshold behavior. The MIC2206-9IYML-TR datasheet explicitly states this is mandatory - not optional - for reliable operation across temperature and load.
MIC2206-9IYML-TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad, 10-MLF®
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- 0.9V, 1A
- Voltage/Current - Output 2:
- 1V, 120mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-MLF® (3x3)
MIC2206-9IYML-TR FAQ
1.How can I place an order for MIC2206-9IYML-TR through Aetrix?
Please submit a Request for Quotation (RFQ) for MIC2206-9IYML-TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MIC2206-9IYML-TR reliable?
The price and inventory of MIC2206-9IYML-TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MIC2206-9IYML-TR is usually 5 days.
3.What payment methods are accepted for MIC2206-9IYML-TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MIC2206-9IYML-TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MIC2206-9IYML-TR?
MIC2206-9IYML-TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MIC2206-9IYML-TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MIC2206-9IYML-TR?
For technical support, including MIC2206-9IYML-TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MIC2206-9IYML-TR requirements.
6.How does Aetrix verify that MIC2206-9IYML-TR is sourced from the original manufacturer or authorized distributors?
All MIC2206-9IYML-TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MIC2206-9IYML-TR meets industry standards.
7.What is the process for return or replacement of MIC2206-9IYML-TR?
All MIC2206-9IYML-TR units undergo pre-shipment inspection (PSI). If there is an issue with MIC2206-9IYML-TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MIC2206-9IYML-TR part is unused and in its original packaging.
Return procedure for MIC2206-9IYML-TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MIC2206-9IYML-TR Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

