Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - Linear + Switching

Microchip Technology MIC2225-4OYMT-TR

Name: MIC2225-4OYMT-TR
Brand: Microchip Technology
SKU: MIC2225-4OYMT-TR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MIC2225-4OYMT-TR

Manufacturer:: Microchip Technology

Category:: Voltage Regulators - Linear + Switching

Package:: 10-UFDFN, 10-TMLF®

Datasheet:: MIC2225-4OYMT-TR.pdf

Description:: IC REG DL BUCK/LNR 2MHZ 10TMLF

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,997

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MIC2225-4OYMT-TR from Micrel is a dual-output power management IC integrating a 2MHz 600mA synchronous buck regulator and a 300mA low-dropout linear regulator (LDO), both operating from 2.7V–5.5V input. Its fixed 1.2V/2.9V outputs, 2mm × 2mm Thin MLF® package, and –40°C to +125°C junction range make it suitable for core/I/O rail generation in application processors and camera DSPs.

For engineers reviewing the MIC2225-4OYMT-TR datasheet, MIC2225-4OYMT-TR pinout, MIC2225-4OYMT-TR application, or MIC2225-4OYMT-TR equivalent, key selection criteria include dual-rail independence, ultra-low noise LDO output (470 µV_RMS), 2MHz constant-frequency PWM operation, thermal/current protection, and compatibility with 2.2µF ceramic output capacitors.

Technical Context

The MIC2225-4OYMT-TR implements independent enable control (EN for buck, ENLDO for LDO), internal P/N-channel MOSFETs for the buck stage, and a separate analog bias supply (BIAS) decoupled via 0.1µF capacitor. Its Type III compensation supports stable operation with 2.2µH inductors and 2.2µF output capacitors.

Both regulators share input voltage range (2.7V–5.5V) but feature distinct ground paths: PGND for high-current buck switching and AGND/SGND for analog/LDO reference integrity. UVLO triggers at 2.55V (typ) with 70mV hysteresis, and over-temperature shutdown activates at 160°C with 23°C hysteresis.

Key Specifications

Parameter	Value and Actual Design Meaning
DC-DC Output	Fixed 1.2V @ up to 600mA; enables processor core rail with <±2% tolerance at 100mA load.
LDO Output	Fixed 2.9V @ up to 300mA; powers I/O peripherals with 210mV dropout at full load and 470µV_RMS noise (10Hz–100kHz).
Switching Frequency	Constant 2MHz ±10%; allows compact 2.2µH inductor and reduces EMI fundamental below 30MHz.
Efficiency	>95% at 1.2V/100mA with 3.6V input; minimizes thermal load in space-constrained portable designs.
Protection Features	Thermal shutdown (160°C), current limit (0.95A typ), UVLO (2.55V), and independent enable-controlled shutdown (<5µA quiescent).
Package	10-pin 2mm × 2mm Thin MLF® (Pb-free NiPdAu finish); supports 90°C/W θ_JA and reflow-compatible assembly.

Pinout & Package

Package: 10-pin 2mm × 2mm Thin MLF® (MT), RoHS-compliant, halogen-free mold compound, exposed thermal pad (connected to PGND).

Pin/Terminal	Circuit Role	Design Meaning
1 AGND	Analog ground reference	Low-noise return path for FB, BIAS, and AVIN; must be separated from PGND to prevent switching noise coupling.
2 LDO	LDO output terminal	Delivers regulated 2.9V; requires 2.2µF ceramic capacitor directly at pin for stability and transient response.
3 BIAS	Analog bias supply input	Powered from AVIN via internal 6Ω resistor; needs 0.1µF bypass capacitor to suppress high-frequency noise.
4 AVIN	Analog supply input	Provides power to LDO and control circuitry; must be tied to VIN but routed separately to avoid switch-node noise injection.
5 FB	Buck feedback input	Connects internally to 1.2V output for fixed-option regulation; external divider required only for adjustable versions.
6 EN	Buck enable input	Logic-high active; pulls buck into <5µA shutdown when low; must not exceed VIN voltage rating.
7 ENLDO	LDO enable input	Logic-high active; disables LDO independently, reducing total quiescent current to <0.2µA in full shutdown.
8 VIN	Main power input	Supplies buck MOSFETs and sensing; requires 1µF ceramic capacitor close to VIN–PGND for high-frequency bypass.
9 SW	Buck switch node	Drives external 2.2µH inductor; high dv/dt node requiring short, wide trace away from sensitive analog signals.
10 PGND	Power ground return	High-current return path for buck stage; must form tight loop with VIN and SW to minimize EMI and voltage spikes.

Key Features

Feature	Design Value
Independent dual-rail control	EN and ENLDO pins allow staggered startup, dynamic power gating, and fault isolation between buck and LDO outputs.
Ultra-low noise LDO	470 µV_RMS output noise (10Hz–100kHz) and 43dB PSRR at 1kHz enable clean power for RF/analog circuits.
2.2µF capacitor optimization	Stable with 2.2µF ceramic output caps on both rails-reducing BOM count and PCB area vs. legacy 10µF+ requirements.
100% duty cycle capability	Supports dropout operation down to V_IN – V_OUT = 0V, extending battery runtime in deep-discharge conditions.
Integrated protection	Thermal shutdown, current limiting, and UVLO prevent damage during overload, overtemperature, or brownout events.

Applications

Smartphone Application Processor Core	Camera Module DSP Power
Use Scenario: Supplying 1.2V core voltage to ARM-based application processors under dynamic load (0–600mA). IC Role / Device Role / Timing Role: Primary DC-DC converter delivering regulated core rail with fast transient response and minimal voltage droop. Use Value: Enables >95% efficiency at mid-load, reducing thermal stress and extending battery life during intensive UI or multimedia tasks.	Use Scenario: Powering image signal processors and CIS interfaces requiring low-noise 2.9V I/O supply. IC Role / Device Role / Timing Role: LDO output providing clean, ripple-free voltage with 43dB PSRR at 1kHz to suppress switching noise coupling. Use Value: Prevents image artifacts and timing jitter caused by buck-stage noise, ensuring consistent frame capture quality.
USB Peripheral Hub Controller	Portable Media Player Audio Codec
Use Scenario: Generating dual rails (1.2V logic, 2.9V interface) for USB 2.0 hub controllers in battery-powered accessories. IC Role / Device Role / Timing Role: Dual-output regulator enabling single-chip power solution with independent enable sequencing for USB suspend/resume. Use Value: Reduces component count and layout complexity while meeting USB power budget constraints (<500mA per port).	Use Scenario: Delivering low-noise 2.9V supply to audio DACs and amplifiers in handheld media players. IC Role / Device Role / Timing Role: LDO stage supplying analog audio path with 470 µV_RMS noise floor and <0.7% load regulation. Use Value: Preserves SNR and THD performance across battery discharge curve without audible hiss or distortion.

Smartphone Application Processor Core

Camera Module DSP Power

Use Scenario: Supplying 1.2V core voltage to ARM-based application processors under dynamic load (0–600mA).

IC Role / Device Role / Timing Role: Primary DC-DC converter delivering regulated core rail with fast transient response and minimal voltage droop.

Use Value: Enables >95% efficiency at mid-load, reducing thermal stress and extending battery life during intensive UI or multimedia tasks.

Use Scenario: Powering image signal processors and CIS interfaces requiring low-noise 2.9V I/O supply.

IC Role / Device Role / Timing Role: LDO output providing clean, ripple-free voltage with 43dB PSRR at 1kHz to suppress switching noise coupling.

Use Value: Prevents image artifacts and timing jitter caused by buck-stage noise, ensuring consistent frame capture quality.

USB Peripheral Hub Controller

Portable Media Player Audio Codec

Use Scenario: Generating dual rails (1.2V logic, 2.9V interface) for USB 2.0 hub controllers in battery-powered accessories.

IC Role / Device Role / Timing Role: Dual-output regulator enabling single-chip power solution with independent enable sequencing for USB suspend/resume.

Use Value: Reduces component count and layout complexity while meeting USB power budget constraints (<500mA per port).

Use Scenario: Delivering low-noise 2.9V supply to audio DACs and amplifiers in handheld media players.

IC Role / Device Role / Timing Role: LDO stage supplying analog audio path with 470 µV_RMS noise floor and <0.7% load regulation.

Use Value: Preserves SNR and THD performance across battery discharge curve without audible hiss or distortion.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-output PMIC applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TPS62231DRYT	Single 600mA buck only (no integrated LDO); 2.25MHz switching frequency; requires external LDO for second rail.	Lacks native dual-rail integration; increases BOM and layout area for LDO-dependent systems.	Select when only buck rail is needed or when discrete LDO selection offers better noise/PSRR trade-offs.
RT8059ZSP	Dual buck (not buck+LDO); 1.5A/1.5A outputs; 1.5MHz switching; no LDO noise suppression capability.	Suitable for high-current digital rails but cannot replace MIC2225-4OYMT-TR's low-noise analog rail function.	Prefer for applications needing higher current on both rails and where noise sensitivity is lower.

Compared with TPS62231DRYT and RT8059ZSP, the MIC2225-4OYMT-TR uniquely combines buck efficiency and LDO noise immunity in one 2mm × 2mm package-making it optimal for space-constrained, noise-sensitive portable SoC power delivery where rail independence and ultra-low LDO noise are mandatory.

Availability

MIC2225-4OYMT-TR is available at Aetrix Electronics and suitable for smartphone power management, camera module design, and USB peripheral development requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.

Supply support for MIC2225-4OYMT-TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Micrel Inc. was a U.S.-based semiconductor company specializing in analog, power management, and timing solutions before its acquisition by Microchip Technology in 2015.

The MIC2225 product line was designed for ultra-compact, high-efficiency dual-rail power delivery in portable electronics-emphasizing low noise, small footprint, and seamless integration with application processors and multimedia chipsets.

FAQ

What are the fixed output voltages of the MIC2225-4OYMT-TR?

The MIC2225-4OYMT-TR provides fixed output voltages of 1.2V for the synchronous buck regulator and 2.9V for the integrated LDO, as indicated by the "4O" marking code in the ordering information. These values are factory-trimmed with ±2% tolerance at 100mA load and maintain ±3% accuracy across –40°C to +125°C junction temperature.

Does the MIC2225-4OYMT-TR require external compensation components?

No, the MIC2225-4OYMT-TR uses internal Type III compensation optimized for 2.2µH inductors and 2.2µF ceramic output capacitors. External compensation networks are unnecessary, simplifying design and reducing bill-of-materials cost. The device remains stable with output capacitance ranging from 1µF to 10µF, though 2.2µF is recommended for best transient response.

How does the MIC2225-4OYMT-TR handle thermal overload?

The MIC2225-4OYMT-TR incorporates thermal shutdown protection that activates at 160°C junction temperature with 23°C hysteresis. When triggered, both the buck and LDO sections disable until the die cools below 137°C, preventing permanent damage. This behavior is confirmed in the Absolute Maximum Ratings and Electrical Characteristics tables of the official Micrel datasheet.

Can the buck and LDO outputs of the MIC2225-4OYMT-TR be enabled independently?

Yes, the MIC2225-4OYMT-TR supports fully independent control: the buck regulator is enabled via the EN pin, and the LDO is enabled via the ENLDO pin. Both are logic-high active inputs with defined thresholds (V_IL ≤ 0.2V, V_IH ≥ 1.0V), allowing flexible power sequencing, dynamic rail disabling, and system-level power state management without affecting the other output.

What is the minimum input voltage required for the MIC2225-4OYMT-TR to regulate both outputs?

The MIC2225-4OYMT-TR requires a minimum input voltage of 2.7V to maintain regulation on both outputs. Below this, UVLO prevents startup; the threshold is 2.55V (typ) with 70mV hysteresis. For the 2.9V LDO output, dropout is 210mV at 300mA, meaning VIN must remain ≥3.11V to sustain regulation under full LDO load-though the buck stage continues operating down to VIN = V_OUT due to 100% duty cycle capability.

MIC2225-4OYMT-TR Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 10-UFDFN, 10-TMLF®

Packaging:: Tape & Reel (TR)

Product Status:: Active

Topology:: Step-Down (Buck) (1), Linear (LDO) (1)

Number of Outputs:: 2

Frequency - Switching:: 2MHz

Voltage/Current - Output 1:: 1.2V, 600mA

Voltage/Current - Output 2:: 2.9V, 300mA

Voltage/Current - Output 3:: -

w/LED Driver:: No

w/Supervisor:: No

w/Sequencer:: No

Voltage - Supply:: 2.7V ~ 5.5V

Operating Temperature:: -40°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 10-TMLF® (2x2)

MIC2225-4OYMT-TR FAQ

1.How can I place an order for MIC2225-4OYMT-TR through Aetrix?

Please submit a Request for Quotation (RFQ) for MIC2225-4OYMT-TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MIC2225-4OYMT-TR reliable?

The price and inventory of MIC2225-4OYMT-TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MIC2225-4OYMT-TR is usually 5 days.

3.What payment methods are accepted for MIC2225-4OYMT-TR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MIC2225-4OYMT-TR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MIC2225-4OYMT-TR?

MIC2225-4OYMT-TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MIC2225-4OYMT-TR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MIC2225-4OYMT-TR?

For technical support, including MIC2225-4OYMT-TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MIC2225-4OYMT-TR requirements.

6.How does Aetrix verify that MIC2225-4OYMT-TR is sourced from the original manufacturer or authorized distributors?

All MIC2225-4OYMT-TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MIC2225-4OYMT-TR meets industry standards.

7.What is the process for return or replacement of MIC2225-4OYMT-TR?

All MIC2225-4OYMT-TR units undergo pre-shipment inspection (PSI). If there is an issue with MIC2225-4OYMT-TR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MIC2225-4OYMT-TR part is unused and in its original packaging.

Return procedure for MIC2225-4OYMT-TR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…