Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - DC DC Switching Regulators

Microchip Technology MIC24045-EIYFL-TR

Name: MIC24045-EIYFL-TR
Brand: Microchip Technology
SKU: MIC24045-EIYFL-TR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MIC24045-EIYFL-TR

Manufacturer:: Microchip Technology

Category:: Voltage Regulators - DC DC Switching Regulators

Package:: 20-PowerVFQFN

Datasheet:: MIC24045-EIYFL-TR.pdf

Description:: IC REG BUCK PROG 5A 20FQFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,702

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MIC24045-EIYFL-TR from Microchip Technology is an I²C-programmable, 5A synchronous step-down DC/DC regulator with 4.5V–19V input range, 0.64V–5.25V programmable output voltage (in 5–50 mV steps), ±1% accuracy over temperature (0.64V–1.95V), and valley current-mode control. It delivers high efficiency (>95%) in computing power rails for FPGAs, DSPs, and ASICs requiring precise, dynamically adjustable voltage regulation.

For engineers reviewing the MIC24045-EIYFL-TR datasheet, MIC24045-EIYFL-TR pinout, MIC24045-EIYFL-TR application, or MIC24045-EIYFL-TR equivalent, this page provides verified technical context, validated pin functions, confirmed I²C-programmable parameters (voltage, frequency, soft-start, margining), thermal specs (–40°C to +125°C junction), and real-world diagnostic capabilities via I²C status registers.

Technical Context

The MIC24045-EIYFL-TR implements valley current-mode PWM control with internal slope compensation automatically adapted to switching frequency, V_IN–V_OUT, and output voltage range - ensuring stability across 310 kHz–1.2 MHz operation without external tuning. Its transconductance error amplifier (G_m = 1.4 mS) drives an external RC compensation network at the COMP pin, enabling optimization for varying load dynamics and output capacitance.

I²C interface supports Fast Mode (≤400 kHz), with SDA/SCL logic compatible with both 3.3V and 5V systems. Address selection via ADR0/ADR1 pins enables up to nine unique I²C addresses. Diagnostics include real-time fault reporting (overcurrent, thermal warning at 120°C, shutdown at 160°C), PGOOD status with 92.5% rising threshold, and hiccup-mode overload protection triggered after 15 consecutive current-limit cycles.

Key Specifications

Parameter	Value and Actual Design Meaning
Input Voltage Range	4.5V to 19V - supports wide-input industrial and telecom power buses, including 5V, 12V, and 15V rails.
Max Output Current	5A continuous - sufficient for core power of mid-tier FPGAs and multi-core DSPs without external current sharing.
Output Voltage Range	0.64V to 5.25V in programmable steps (5/10/30/50 mV) - covers DDR memory, CPU cores, I/O, and analog subsystems from a single IC.
Output Voltage Accuracy	±1% over –40°C to +125°C (0.64V–1.95V range) - ensures stable logic-level compliance under thermal stress without calibration.
Switching Frequency	Programmable from 310 kHz to 1.2 MHz - allows trade-off between EMI suppression (lower f_SW) and solution size (higher f_SW).
Soft-Start Ramp Rate	0.16 V/ms to 1.5 V/ms (4 selectable values) - prevents inrush current during power-up into pre-biased outputs or capacitive loads.
Thermal Protection	Thermal warning at 120°C and shutdown at 160°C with 25°C hysteresis - enables graceful system throttling before catastrophic failure.

Pinout & Package

Package: 20-pin 3 mm × 3 mm FQFN with exposed thermal pads (VIN_EP, PGND_EP, LX_EP) - optimized for high-power density and thermal dissipation in space-constrained server and networking PCBs.

Pin/Terminal	Circuit Role	Design Meaning
1, 2 VIN	High-side MOSFET drain / input power rail	Primary input connection; requires local 10 µF ceramic decoupling to PGND for EMI and transient response.
3, 4, 13 PGND	Power ground return path	Low-impedance return for high-current switch node and input capacitor; must be connected to thermal pad (PGND_EP) via multiple vias.
5, 6 LX	Switch node (HS source / LS drain)	Connects to inductor and bootstrap capacitor; high di/dt node requiring short, low-inductance routing.
7 BST	Bootstrap supply for HS gate driver	Requires ceramic capacitor (typically 0.1 µF) between BST and LX to sustain HS FET turn-on.
8 PG	Open-drain Power Good indicator	Asserts high when V_OUT reaches 92.5% of programmed value; requires external pull-up resistor (e.g., 10 kΩ to 3.3V/5V).
9 ADR0 / 10 ADR1	I²C address configuration inputs	Three-state (low/high/high-Z) pins defining one of nine I²C addresses - enables multi-device bus management.
11 SCL / 12 SDA	I²C serial interface	Fast Mode (≤400 kHz) compatible; SDA is open-drain, SCL is input-only; both tolerate 3.3V/5V logic levels.
14 AGND	Analog reference ground	Quiet ground for error amplifier and feedback sensing; must be separated from PGND and tied at single point near COMP/OUTSNS.
15 COMP	Error amplifier output / compensation node	Drives external RC network (R_C1, C_C1, C_C2) to set loop bandwidth and phase margin per application requirements.
16 OUTSNS	Direct output voltage sensing	Connected directly to V_OUT; eliminates external resistive divider, improving accuracy and reducing component count.
17 EN	Precision enable input	1.21V typical threshold with 135 mV hysteresis; internal 2 µA pull-down prevents floating startup; supports programmable start-up delay (0–10 ms).
18 VDDA	Analog supply (internal LDO output)	5V ±0.3V regulated output powering analog circuitry; requires 2.2 µF ceramic bypass to AGND.
19 VDDP	Driver supply (filtered VDDA)	Internally derived from VDDA via 10 Ω resistor; requires 2.2 µF ceramic bypass to PGND for noise isolation.
20 VINLDO	VDDA input / LDO input	Can be tied to VIN or separate rail; if decoupled separately, requires 100 nF ceramic to PGND.

Key Features

Feature	Design Value
I²C programmability of output voltage	0.64V–5.25V in four precision LSB ranges (5/10/30/50 mV), enabling dynamic voltage scaling for power-aware processors.
Valley current-mode control with auto-slope compensation	Eliminates need for manual slope adjustment across operating conditions - ensures stable current-loop behavior at all duty cycles and frequencies.
Pre-biased output safe start-up	Enables reliable turn-on when V_OUT is already charged (e.g., hot-swap or multi-rail sequencing), preventing reverse current or latch-up.
Extensive I²C diagnostics	Real-time register access to thermal status, overcurrent events, PGOOD state, and fault history - simplifies system-level monitoring and logging.
Thermally enhanced 3×3 mm FQFN	θ_JA = 29°C/W enables 5A operation at +85°C ambient without forced air - reduces need for heatsinks in dense board layouts.

Applications

Server Core Voltage Regulation	FPGA I/O Bank Power
Use Scenario: Regulating 1.2V core supply for dual-socket x86 servers with dynamic load steps up to 4A. IC Role / Device Role / Timing Role: Primary synchronous buck controller with I²C-adjustable V_OUT and programmable soft-start to coordinate with CPU VRM sequencing. Use Value: ±1% output accuracy maintains CPU AVX instruction stability across temperature; 1.2 MHz switching minimizes inductor size in 1U chassis.	Use Scenario: Powering 3.3V I/O banks on Xilinx Kintex Ultrascale+ FPGAs with simultaneous switching noise constraints. IC Role / Device Role / Timing Role: Dedicated I/O rail converter with independent PGOOD signaling and margining support for production test. Use Value: Programmable current limit (2A–5A) prevents damage during FPGA configuration faults; OUTSNS direct sensing avoids divider drift-induced timing errors.
Telecom Baseband Processor Supply	Industrial DSP Power Management
Use Scenario: Delivering 1.8V to TI C66x DSPs in 5G remote radio units with ambient temperatures up to +85°C. IC Role / Device Role / Timing Role: High-efficiency point-of-load regulator with thermal warning interrupt via I²C to trigger fan control or clock throttling. Use Value: >95% efficiency at 3A load reduces heat generation in sealed enclosures; 120°C thermal warning enables predictive maintenance.	Use Scenario: Providing 0.95V core voltage to Analog Devices SHARC DSPs in vibration-prone factory automation controllers. IC Role / Device Role / Timing Role: Robust, programmable buck stage with hiccup-mode OCP and pre-biased start-up for brownout recovery. Use Value: Valley current-mode control rejects line ripple better than peak mode; exposed thermal pads ensure reliability under mechanical shock.

Server Core Voltage Regulation

FPGA I/O Bank Power

Use Scenario: Regulating 1.2V core supply for dual-socket x86 servers with dynamic load steps up to 4A.

IC Role / Device Role / Timing Role: Primary synchronous buck controller with I²C-adjustable V_OUT and programmable soft-start to coordinate with CPU VRM sequencing.

Use Value: ±1% output accuracy maintains CPU AVX instruction stability across temperature; 1.2 MHz switching minimizes inductor size in 1U chassis.

Use Scenario: Powering 3.3V I/O banks on Xilinx Kintex Ultrascale+ FPGAs with simultaneous switching noise constraints.

IC Role / Device Role / Timing Role: Dedicated I/O rail converter with independent PGOOD signaling and margining support for production test.

Use Value: Programmable current limit (2A–5A) prevents damage during FPGA configuration faults; OUTSNS direct sensing avoids divider drift-induced timing errors.

Telecom Baseband Processor Supply

Industrial DSP Power Management

Use Scenario: Delivering 1.8V to TI C66x DSPs in 5G remote radio units with ambient temperatures up to +85°C.

IC Role / Device Role / Timing Role: High-efficiency point-of-load regulator with thermal warning interrupt via I²C to trigger fan control or clock throttling.

Use Value: >95% efficiency at 3A load reduces heat generation in sealed enclosures; 120°C thermal warning enables predictive maintenance.

Use Scenario: Providing 0.95V core voltage to Analog Devices SHARC DSPs in vibration-prone factory automation controllers.

IC Role / Device Role / Timing Role: Robust, programmable buck stage with hiccup-mode OCP and pre-biased start-up for brownout recovery.

Use Value: Valley current-mode control rejects line ripple better than peak mode; exposed thermal pads ensure reliability under mechanical shock.

Equivalent & Alternatives

The following parts are listed as comparable options for similar synchronous buck regulator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MIC24046-EIYFL-TR	Pin-strappable (not I²C-programmable); identical pinout and electrical specs except for control interface.	Suitable for fixed-voltage designs where firmware-based reconfiguration is unnecessary; eliminates I²C bus overhead.	Select MIC24046-EIYFL-TR when voltage, frequency, and soft-start are static; use MIC24045-EIYFL-TR when runtime adaptation is required.
TPS54560BQPWPRQ1	Non-I²C, resistor-programmed; lower max output current (5A vs. 5A nominal but no programmable current limit); no thermal warning register.	Automotive-qualified (AEC-Q100), wider temp range (–40°C to +150°C), but lacks digital diagnostics and margining.	Choose TPS54560BQPWPRQ1 for automotive environments needing qualification; MIC24045-EIYFL-TR is preferred for data center telemetry and dynamic power management.

Compared with MIC24046-EIYFL-TR, the MIC24045-EIYFL-TR adds runtime configurability at the cost of I²C resource usage; compared with TPS54560BQPWPRQ1, it trades automotive qualification for richer digital supervision and tighter output accuracy in commercial thermal envelopes.

Availability

MIC24045-EIYFL-TR is available at Aetrix Electronics and suitable for server motherboard design, FPGA power delivery, and telecom base station development requiring stable component supply, full lifecycle traceability, and volume procurement support.

Supply support for MIC24045-EIYFL-TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology is a leading provider of microcontrollers, analog devices, and power management ICs, with a focus on reliability, long-term product availability, and embedded system integration.

The MIC24045-EIYFL-TR belongs to Microchip's digitally programmable power management portfolio, designed specifically for high-density computing and communications systems demanding precision, flexibility, and real-time telemetry.

FAQ

What is the maximum supported I²C clock frequency for the MIC24045-EIYFL-TR?

The MIC24045-EIYFL-TR supports I²C Fast Mode operation up to 400 kHz, as specified in the functional description section of the DS20005568B datasheet. This allows rapid register reads/writes for dynamic voltage scaling and fault interrogation without compromising system bus timing budgets. The SCL and SDA pins are compatible with both 3.3V and 5V logic levels, simplifying host interface design. The MIC24045-EIYFL-TR does not support High-Speed Mode (3.4 MHz).

Does the MIC24045-EIYFL-TR support pre-biased output start-up?

Yes, the MIC24045-EIYFL-TR explicitly supports safe start-up into pre-biased outputs, as confirmed in the General Description and Figure 2-27/2-28 of the datasheet. This feature prevents reverse current flow and potential damage when the output voltage is already present (e.g., during hot-swap or multi-rail sequencing). The internal control logic actively manages the high-side and low-side FETs to avoid forcing current backward through the inductor. This behavior is inherent to the MIC24045-EIYFL-TR's architecture and requires no external components or configuration.

What is the thermal resistance (θ_JA) of the MIC24045-EIYFL-TR package?

The MIC24045-EIYFL-TR in its 20-pin 3 mm × 3 mm FQFN package has a junction-to-ambient thermal resistance (θ_JA) of 29°C/W, as documented in the Temperature Specifications table (DS20005568B, page 8). This value assumes standard JEDEC 2-layer board conditions. The exposed thermal pads (VIN_EP, PGND_EP, LX_EP) must be properly connected to internal/external copper planes via thermal vias to achieve this rating. At 5A load and 12V input, this enables reliable operation up to +85°C ambient without forced airflow.

How many I²C addresses can be configured on the MIC24045-EIYFL-TR?

The MIC24045-EIYFL-TR supports nine unique I²C addresses via the combination of ADR0 and ADR1 pins, each configurable as low, high, or high-impedance (three states per pin). This is explicitly stated in Section 3.6 and 3.7 of the datasheet and confirmed in Table 3-1. The address mapping is deterministic and enables multiple MIC24045-EIYFL-TR devices on the same I²C bus without address conflict - critical for multi-rail power systems in servers and networking equipment.

What is the minimum output voltage step size supported by the MIC24045-EIYFL-TR?

The MIC24045-EIYFL-TR supports a minimum output voltage step size of 5 mV within the 0.64V–1.28V range, as defined by LSB1 in the Electrical Characteristics table (DS20005568B, page 6). This fine granularity enables precise core voltage tuning for advanced processors and low-voltage memory interfaces. Step sizes increase to 10 mV (1.29V–1.95V), 30 mV (1.98V–3.42V), and 50 mV (4.75V–5.25V) to maintain resolution across the full output range while minimizing DAC complexity. All steps are implemented in hardware and accessible via I²C register writes.

MIC24045-EIYFL-TR Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 20-PowerVFQFN

Packaging:: Tape & Reel (TR)

Product Status:: Active

Function:: Step-Down

Output Configuration:: Positive

Topology:: Buck

Output Type:: Programmable

Number of Outputs:: 1

Voltage - Input (Min):: 4.5V

Voltage - Input (Max):: 19V

Voltage - Output (Min/Fixed):: 1.2V

Voltage - Output (Max):: -

Current - Output:: 5A

Frequency - Switching:: 780kHz

Synchronous Rectifier:: Yes

Operating Temperature:: -40°C ~ 125°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 20-FQFN (3x3)

MIC24045-EIYFL-TR FAQ

1.How can I place an order for MIC24045-EIYFL-TR through Aetrix?

Please submit a Request for Quotation (RFQ) for MIC24045-EIYFL-TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MIC24045-EIYFL-TR reliable?

The price and inventory of MIC24045-EIYFL-TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MIC24045-EIYFL-TR is usually 5 days.

3.What payment methods are accepted for MIC24045-EIYFL-TR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MIC24045-EIYFL-TR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MIC24045-EIYFL-TR?

MIC24045-EIYFL-TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MIC24045-EIYFL-TR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MIC24045-EIYFL-TR?

For technical support, including MIC24045-EIYFL-TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MIC24045-EIYFL-TR requirements.

6.How does Aetrix verify that MIC24045-EIYFL-TR is sourced from the original manufacturer or authorized distributors?

All MIC24045-EIYFL-TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MIC24045-EIYFL-TR meets industry standards.

7.What is the process for return or replacement of MIC24045-EIYFL-TR?

All MIC24045-EIYFL-TR units undergo pre-shipment inspection (PSI). If there is an issue with MIC24045-EIYFL-TR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MIC24045-EIYFL-TR part is unused and in its original packaging.

Return procedure for MIC24045-EIYFL-TR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…