Microchip Technology MIC2800-G4KYML-TR
- Part No.:
- MIC2800-G4KYML-TR
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 16-VFQFN
- Datasheet:
-
MIC2800-G4KYML-TR.pdf
- Description:
- IC REG TRPL BUCK/LNR 2MHZ 16QFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,251
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MIC2800-G4KYML-TR from Microchip Technology is a digital power management IC integrating a 2 MHz, 600 mA synchronous buck DC/DC converter and two independent 300 mA LDOs (LDO1 fed from DC/DC output, LDO2 fed directly from VIN). It delivers three regulated outputs with ±2% voltage accuracy, supports LOWQ mode for ultra-low-noise operation (75 µVRMS), and operates across 2.7V–5.5V input. It is used in embedded MPU power sequencing for SAMA5D2-based systems requiring clean core, I/O, and DDR supply rails.
For engineers reviewing the MIC2800-G4KYML-TR datasheet, MIC2800-G4KYML-TR pinout, MIC2800-G4KYML-TR application, or MIC2800-G4KYML-TR equivalent, key selection criteria include its triple-output architecture, LOWQ light-load mode current (<30 µA), 75 µVRMS DC/DC noise in LOWQ, thermal shutdown protection, and 16-pin 3 mm × 3 mm QFN package with separate SGND/PGND pins for noise isolation.
Technical Context
The MIC2800-G4KYML-TR implements a dual-mode regulation architecture: full-power PWM mode (2 MHz switching, up to 600 mA) and LOWQ linear-regulator mode (active when LOWQ pin <0.2 V), where the DC/DC stage shuts down and LDO2 supplies up to 60 mA with 75 µVRMS noise. The LDO1 input is tied to the DC/DC output, enabling efficient 1.8 V → 1.5 V conversion.
It features an open-drain POR output with programmable delay (via CSET capacitor), separate enable inputs (EN1 for DC/DC+LDO1, EN2 for LDO2), and ESD-hardened LOWQ/POR pins compatible with backup power domain interfacing. Thermal shutdown triggers at 160°C with 23°C hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7 V to 5.5 V - supports single-cell Li-ion, USB, and industrial 3.3 V/5 V rails without external pre-regulation. |
| DC/DC Output Current | 600 mA max in PWM mode - sufficient to power ARM Cortex-A5 cores and DDR memory subsystems. |
| LDO1/LDO2 Output Current | 300 mA each - enables independent powering of core logic and I/O peripherals with load regulation ≤0.3%. |
| LOWQ Mode IQ | 30 µA total - extends battery life in sleep states while maintaining regulated outputs. |
| DC/DC Output Noise (LOWQ) | 75 µVRMS - low enough for RF-sensitive applications like Bluetooth LE or sub-GHz transceivers. |
| Thermal Shutdown | 160°C with 23°C hysteresis - prevents permanent damage during sustained overload or poor PCB thermal design. |
| Package | 16-pin 3 mm × 3 mm QFN - compact footprint with exposed thermal pad for >90% efficiency at 600 mA. |
Pinout & Package
The MIC2800-G4KYML-TR is housed in a 16-pin, 3 mm × 3 mm QFN package with wettable flanks and an exposed thermal pad. Signal ground (SGND) and power ground (PGND) are physically separated to minimize noise coupling between control circuitry and high-current switch-node paths.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 (LOWQ) | Mode control input | Active-low logic input selecting LOWQ linear mode (<0.2 V) or PWM mode (>1.0 V); ESD-hardened for backup-domain interfacing. |
| Pin 2 (BIAS) | Bias supply | Internal 6 Ω resistor-fed bias rail; requires 0.1 µF ceramic bypass to SGND for stable reference operation. |
| Pins 3 & 4 (SGND, PGND) | Ground returns | Separate signal and power ground paths-SGND for error amp/feedback, PGND for SW node return-critical for noise isolation. |
| Pin 5 (SW) | Switch node | High-speed connection to internal MOSFETs; must be routed short and away from analog/sensitive traces. |
| Pins 6 & 7 (VIN) | Input supply | Dual VIN pins tied externally-powers DC/DC stage and LDO2; requires ≥4.7 µF ceramic bypass to PGND. |
| Pin 8 (LDO2) | LDO2 output | 300 mA regulated output referenced to VIN; dropout as low as 70 mV @150 mA for high-efficiency 2.8 V or 3.3 V rails. |
| Pin 9 (FB) | DC/DC feedback | Connects to DC/DC output for fixed-voltage versions; sets output via internal resistor divider (800 mV reference). |
| Pin 10 (LDO) | LOWQ regulator output | Supplies LDO1 in PWM mode; becomes main output in LOWQ mode-enables seamless transition between modes. |
| Pin 11 (LDO1) | LDO1 output | 300 mA output powered by DC/DC; ideal for 1.5 V/1.8 V core supplies with PSRR >70 dB @1 kHz. |
| Pin 12 (POR) | Power-on reset flag | Open-drain output indicating undervoltage on any enabled output; delay programmable via CSET capacitor (up to 1 s). |
| Pin 13 (CSET) | POR delay programming | 1.25 µA current source charging external capacitor; delay (µs) = CSET value (pF)-enables precise power-rail sequencing. |
| Pin 14 (CBYP) | Reference bypass | Accepts 0.1 µF ceramic capacitor to reduce reference noise and improve PSRR; optional but recommended for RF apps. |
| Pins 15 & 16 (EN1, EN2) | Enable controls | CMOS-compatible active-high enables-EN1 controls DC/DC + LDO1, EN2 controls LDO2 only; VIH min = 1.0 V. |
Key Features
| Feature | Design Value |
|---|---|
| Triple-output PMIC architecture | Integrates one 2 MHz buck converter and two independent 300 mA LDOs-reduces BOM count and board space vs. discrete solutions. |
| LOWQ light-load mode | Reduces total quiescent current to <30 µA while delivering ultra-low-noise output (75 µVRMS), critical for battery-powered wearables and sensor nodes. |
| Programmable POR delay | CSET pin allows precise power-rail sequencing (delay = CSET capacitance in pF), supporting complex SoC boot requirements like SAMA5D2 DDR initialization. |
| Backup-power-safe signaling | LOWQ and POR pins lack clamping diodes to supply rails-enables direct interfacing with host I/Os under backup power without parasitic leakage. |
| Thermal and current protection | Includes overtemperature shutdown (160°C) and per-channel current limiting-ensures robust operation under fault conditions without external circuitry. |
Applications
| Embedded MPU Power Sequencing | Low-Power RF Systems |
|---|---|
Use Scenario: Powering ARM-based SAMA5D2 MPU with independent VDD_CORE (1.5 V), VDD_IO (3.3 V), and VDDIO_DDR (1.8 V) rails. IC Role / Device Role / Timing Role: Provides synchronized, sequenced triple-output regulation with programmable POR delay to meet SoC boot timing requirements. Use Value: Eliminates need for external sequencers and discrete regulators-reduces component count by ≥5 parts and saves >25 mm² PCB area. | Use Scenario: Supplying BLE 5.0 or sub-GHz transceiver modules requiring ultra-clean 1.8 V and 3.3 V rails. IC Role / Device Role / Timing Role: Delivers 75 µVRMS DC/DC noise in LOWQ mode and >70 dB PSRR on LDO1-suppresses switching noise from interfering with RF receive sensitivity. Use Value: Enables reliable -96 dBm RX performance without additional LC filtering or ferrite beads-reducing bill-of-materials cost and layout complexity. |
| Portable/Wearable Devices | Backup Power Systems |
Use Scenario: Powering fitness trackers with motion sensors, OLED displays, and Bluetooth radios operating from coin-cell or small Li-ion batteries. IC Role / Device Role / Timing Role: Maintains regulated outputs in LOWQ mode with <30 µA total IQ-extending battery runtime during deep-sleep states. Use Value: Achieves >12-month shelf life on CR2032 cells-no need for external load switches or ultra-low-IQ supervisors. | Use Scenario: Supporting real-time clock (RTC) and SRAM retention during main power loss in industrial controllers. IC Role / Device Role / Timing Role: LOWQ and POR pins interface directly with backup domain I/Os-enabling POR assertion and mode control even when VIN is removed. Use Value: Guarantees safe state retention and fast wake-up without external level shifters or isolation FETs-reducing failure points in mission-critical systems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-output PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65023BRSBT | 3-output PMIC with 600 mA buck + dual 300 mA LDOs; no LOWQ mode; higher IQ (100 µA); fixed 1.2 MHz switching. | Lacks ultra-low-noise light-load capability-unsuitable for RF-sensitive designs requiring <100 µVRMS. | Select when lowest BOM cost is prioritized over noise performance and backup-domain compatibility. |
| RT8070ZSP | 2-output PMIC (600 mA buck + 300 mA LDO); no second LDO; no programmable POR; IQ = 45 µA. | Cannot support independent core/I/O/DDR rail sequencing-requires external LDO for third rail. | Select when system uses only two regulated rails and space constraints prohibit adding a discrete LDO. |
Compared with TPS65023BRSBT and RT8070ZSP, the MIC2800-G4KYML-TR uniquely combines triple-output capability, programmable POR sequencing, and LOWQ mode's 75 µVRMS noise-making it the only option that satisfies simultaneous requirements for compact MPU power, RF cleanliness, and backup-domain interoperability.
Availability
MIC2800-G4KYML-TR is available at Aetrix Electronics and suitable for embedded MPU power sequencing, portable/wearable devices, low-power RF systems, and backup power systems requiring stable component supply across long production lifecycles.
Supply support for MIC2800-G4KYML-TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and power management ICs for industrial, automotive, and consumer applications.
The MIC2800 product line is designed for high-efficiency, multi-rail power management in resource-constrained embedded systems-emphasizing low-noise operation, flexible sequencing, and robustness in battery-powered and backup-aware environments.
FAQ
What is the function of the LOWQ pin on the MIC2800-G4KYML-TR?
The LOWQ pin on the MIC2800-G4KYML-TR is an active-low mode control input. When pulled below 0.2 V, it disables the DC/DC converter and activates a low-noise linear regulator path, reducing total quiescent current to <30 µA and delivering 75 µVRMS output noise. When driven above 1.0 V, the device operates in full-power 2 MHz PWM mode capable of 600 mA output. This pin is ESD-hardened and compatible with backup power domain I/Os.
How does the POR output behave on the MIC2800-G4KYML-TR?
The POR output on the MIC2800-G4KYML-TR is an open-drain, active-low signal indicating undervoltage on any enabled output (DC/DC, LDO1, or LDO2). Its low-to-high assertion delay is programmable via a capacitor on the CSET pin (delay in µs = capacitance in pF), with a maximum of 1 second. High-to-low response is immediate. The POR pin has no clamping diodes, allowing safe pull-up to backup supplies-even when VIN is absent.
What are the grounding requirements for optimal noise performance of the MIC2800-G4KYML-TR?
The MIC2800-G4KYML-TR requires strict separation of SGND (signal ground) and PGND (power ground) to achieve specified noise performance. SGND carries low-current bias and feedback signals; PGND handles high-current switch-node return paths. These grounds must be connected at a single point near the device's thermal pad, with separate copper pours and no shared vias. Failure to isolate SGND/PGND degrades PSRR and increases output noise beyond the rated 75 µVRMS in LOWQ mode.
Can the MIC2800-G4KYML-TR support different output voltage combinations?
Yes-the MIC2800-G4KYML-TR supports multiple fixed-output configurations via internal resistor dividers on the FB pin. The G4 suffix indicates a specific factory-programmed variant: DC/DC = 1.87 V, LDO1 = 1.5 V, LDO2 = 2.8 V. Other variants (e.g., G1JS = 1.8 V/1.2 V/3.3 V) exist, but voltage values are not user-adjustable. External resistors cannot reprogram the FB network-only factory-set options are available.
What thermal considerations apply to the MIC2800-G4KYML-TR in continuous 600 mA operation?
In continuous 600 mA operation, the MIC2800-G4KYML-TR's junction temperature rise depends on ambient temperature and PCB thermal design. With θJA = 45°C/W, dissipating 0.5 W (typical at 600 mA, 3.3 V input → 1.87 V output) causes ~22.5°C rise above ambient. To stay within the 125°C max junction limit, ambient must remain ≤102.5°C with adequate copper area and thermal vias under the exposed pad. Thermal shutdown activates at 160°C with 23°C hysteresis.
MIC2800-G4KYML-TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 16-VFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) (1), Linear (LDO) (2)
- Number of Outputs:
- 3
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- 1.8V, 600mA
- Voltage/Current - Output 2:
- 1.2V, 300mA
- Voltage/Current - Output 3:
- 2.6V, 300mA
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QFN (3x3)
MIC2800-G4KYML-TR FAQ
1.How can I place an order for MIC2800-G4KYML-TR through Aetrix?
Please submit a Request for Quotation (RFQ) for MIC2800-G4KYML-TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MIC2800-G4KYML-TR reliable?
The price and inventory of MIC2800-G4KYML-TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MIC2800-G4KYML-TR is usually 5 days.
3.What payment methods are accepted for MIC2800-G4KYML-TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MIC2800-G4KYML-TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MIC2800-G4KYML-TR?
MIC2800-G4KYML-TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MIC2800-G4KYML-TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MIC2800-G4KYML-TR?
For technical support, including MIC2800-G4KYML-TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MIC2800-G4KYML-TR requirements.
6.How does Aetrix verify that MIC2800-G4KYML-TR is sourced from the original manufacturer or authorized distributors?
All MIC2800-G4KYML-TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MIC2800-G4KYML-TR meets industry standards.
7.What is the process for return or replacement of MIC2800-G4KYML-TR?
All MIC2800-G4KYML-TR units undergo pre-shipment inspection (PSI). If there is an issue with MIC2800-G4KYML-TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MIC2800-G4KYML-TR part is unused and in its original packaging.
Return procedure for MIC2800-G4KYML-TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MIC2800-G4KYML-TR Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

