Microchip Technology MIC2810-4LSYML-TR
- Part No.:
- MIC2810-4LSYML-TR
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 16-VQFN Exposed Pad, 16-MLF®
- Datasheet:
-
MIC2810-4LSYML-TR.pdf
- Description:
- IC REG TRPL BUCK/LNR 2MHZ 16MLF
- Quantity:
- Payment:

- Shipping:

Inventory:2,362
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MIC2810-4LSYML-TR from Microchip Technology is a digital power management IC integrating a 2 MHz, 600 mA synchronous step-down DC/DC converter and two independent 300 mA low-dropout regulators (LDO1 = 1.2 V, LDO2 = 2.7 V, DC/DC = 3.3 V), all with individual enable control and LOWQ ultra-low-noise light-load mode. It delivers <30 µA total quiescent current in LOWQ mode, 53 µVRMS DC/DC output noise, and operates across –40°C to +125°C for embedded MPU power in space-constrained portable systems.
For engineers reviewing the MIC2810-4LSYML-TR datasheet, MIC2810-4LSYML-TR pinout, MIC2810-4LSYML-TR application, or MIC2810-4LSYML-TR equivalent, key selection considerations include triple-output sequencing capability, 3 mm × 3 mm QFN package footprint, integrated POR with programmable delay, thermal shutdown protection, and compatibility with ceramic output capacitors as small as 2.2 µF per regulator.
Technical Context
The MIC2810-4LSYML-TR implements a dual-mode DC/DC architecture: full-power PWM mode (2 MHz, up to 600 mA) and LOWQ linear-regulator mode (≤30 µA IQ, 60 mA max DC/DC output). Its three regulated outputs-DC/DC (3.3 V), LDO1 (1.2 V), and LDO2 (2.7 V)-are independently enabled via EN, EN1, and EN2 pins and share no internal voltage coupling.
Power-on reset (POR) is an open-drain output asserting low when any enabled output falls below 91% of nominal; delay is set by CSET pin capacitor (1.25 µA current source, 1 µs/pF). BIAS, SGND, and PGND pins separate bias/reference, signal, and high-current ground paths to minimize noise coupling between switching and linear sections.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | VIN/VIN2: 2.7–5.5 V; VIN1: 1.65–5.5 V - supports wide-input battery and rail-sourced systems with LDO1 compatible down to single-cell LiFePO₄. |
| DC/DC Output | 3.3 V fixed, 600 mA PWM / 60 mA LOWQ - enables high-efficiency core logic supply with seamless handoff between modes. |
| LDO1/LDO2 Outputs | LDO1 = 1.2 V / 300 mA; LDO2 = 2.7 V / 300 mA - powers I/O rails and analog subsystems with <142 mV dropout at full load. |
| Quiescent Current | ≤30 µA total in LOWQ mode - extends battery life in always-on wearable and backup-power applications. |
| Output Noise | 53 µVRMS (DC/DC, LOWQ mode, 10 Hz–100 kHz) - avoids RF interference in low-power wireless receivers. |
| Package | 16-pin 3 mm × 3 mm QFN, 0.85 mm height - fits compact PCB layouts with exposed thermal pad for 56°C/W θJA. |
| Operating Temp | –40°C to +125°C - qualified for industrial and automotive under-hood auxiliary power domains. |
Pinout & Package
Tiny 16-pin 3 mm × 3 mm QFN package with exposed thermal pad (ML suffix); RoHS-compliant, Pb-free matte tin finish; JEDEC-standard land pattern recommended per Microchip DS20005910B-page 18.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (LOWQ) | Mode Control Input | Active-low logic input selecting PWM (HIGH) or ultra-low-noise linear (LOW) DC/DC operation; also limits LDO1/LDO2 load to <50 mA in LOWQ mode. |
| 2 (BIAS) | Bias Supply | Internal reference and control circuitry power; requires 0.1 µF bypass to SGND; not loadable. |
| 3 (SGND) | Signal Ground | Low-current return path for bias, POR, CSET, and enable logic; must be routed separately from PGND. |
| 4 (PGND) | Power Ground | High-current return for DC/DC switch node; connects to thermal pad; requires low-inductance layout. |
| 5 (SW) | Switch Node | Drives external 2.2 µH inductor; high dv/dt node requiring short, shielded routing away from sensitive signals. |
| 6 (VIN) | Main Input Supply | Powers DC/DC controller, reference, and shared circuitry; tied to Pin 7 (VIN2); requires 4.7 µF ceramic bypass to PGND. |
| 8 (LDO2) | LDO2 Output | Regulated 2.7 V output; stable with ≥2.2 µF X7R/X5R ceramic capacitor; supports 300 mA load. |
| 9 (LDO) | DC/DC Linear Output | Connects to DC/DC output; provides 3.3 V in LOWQ mode only; tri-stated in PWM mode. |
| 10 (VIN1) | LDO1 Input | Input for 1.2 V LDO1; accepts 1.65–5.5 V; decoupled separately from VIN/VIN2. |
| 11 (LDO1) | LDO1 Output | Regulated 1.2 V output; stable with ≥2.2 µF X7R/X5R ceramic capacitor; supports 300 mA load. |
| 12 (POR) | Open-Drain Reset | Asserts low if any enabled output drops below 91% nominal; delay programmable via CSET capacitor (1 µs/pF). |
| 13 (CSET) | POR Delay Set | 1.25 µA current source charging external capacitor to set POR assertion delay; cannot be grounded. |
| 14 (EN1) | LDO1 Enable | Active-high CMOS input (VIH ≥ 1.0 V); controls LDO1 on/off; must not float. |
| 15 (EN) | DC/DC Enable | Active-high CMOS input (VIH ≥ 1.0 V); controls DC/DC on/off; places SW in high-impedance state when disabled. |
| 16 (EN2) | LDO2 Enable | Active-high CMOS input (VIH ≥ 1.0 V); controls LDO2 on/off; must not float. |
Key Features
| Feature | Design Value |
|---|---|
| Triple Independent Regulation | DC/DC (3.3 V), LDO1 (1.2 V), LDO2 (2.7 V) each with dedicated enable - enables flexible power sequencing for multi-rail SoCs. |
| LOWQ Dual-Mode Operation | Seamless transition between 600 mA PWM and 60 mA ultra-low-noise linear mode - eliminates PFM ripple that disrupts RF/analog circuits. |
| Programmable POR Delay | CSET pin sets POR assertion delay from microseconds to 1 second - ensures reliable system boot timing across variable enable sequences. |
| Leakage-Free Backup Interface | POR open-drain output lacks clamping diodes - allows safe connection to backup power domains without parasitic leakage during main supply loss. |
| Thermal & Current Protection | 160°C overtemperature shutdown with 23°C hysteresis; current-limit protection on all three outputs - prevents damage during overload or ambient extremes. |
Applications
| Embedded MPU Power | Wearable Health Monitor |
|---|---|
Use Scenario: Powering ARM Cortex-A/M series processors with split-rail requirements (core, I/O, analog). IC Role / Device Role / Timing Role: Provides sequenced 1.2 V (core), 2.7 V (I/O), and 3.3 V (peripheral) supplies with independent enable control and POR coordination. Use Value: Enables deterministic boot via programmable POR delay and eliminates RF noise coupling into sensitive ADC/DAC paths using LOWQ mode during idle. | Use Scenario: Long-battery-life ECG/PPG sensor node with Bluetooth LE connectivity. IC Role / Device Role / Timing Role: Delivers 1.2 V to MCU, 2.7 V to analog front-end, and 3.3 V to BLE radio; enters LOWQ mode between sensor readings. Use Value: Achieves <30 µA system standby current while maintaining clean 53 µVRMS DC/DC output to avoid baseline drift in analog signal chain. |
| Low-Power RF Transceiver | Industrial Backup Power System |
Use Scenario: Sub-GHz ISM band transceiver (e.g., LoRaWAN node) operating from coin cell or energy harvester. IC Role / Device Role / Timing Role: Supplies 3.3 V to RF PA and 1.2 V to digital baseband; uses LOWQ mode during receive to suppress switching noise. Use Value: Maintains >90% DC/DC efficiency at 10–100 mA loads while delivering ultra-low-noise 53 µVRMS output critical for receiver sensitivity. | Use Scenario: Real-time clock and SRAM retention during main power failure in PLC or smart meter. IC Role / Device Role / Timing Role: Powers RTC (1.2 V), backup SRAM (2.7 V), and supervisor logic (3.3 V); POR asserts reset on main rail collapse. Use Value: Leakage-free POR interface allows direct connection to backup battery domain; <1 µA shutdown current preserves backup runtime. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-output power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MIC2810-4GSYML-TR | Same package and architecture; LDO2 = 3.3 V (vs. 2.7 V) - higher output voltage, same 300 mA rating. | Suitable where 3.3 V I/O rail required instead of 2.7 V; not drop-in due to different LDO2 voltage. | Select when system requires 3.3 V for interface peripherals rather than 2.7 V analog supply. |
| MIC2810-4MSYML-TR | Same package and architecture; LDO1 = 2.8 V (vs. 1.2 V), LDO2 = 3.3 V - both LDOs at higher voltages. | Designed for mixed-signal SoCs needing 2.8 V core and 3.3 V I/O; incompatible with 1.2 V core logic. | Choose only if target SoC mandates 2.8 V/3.3 V LDO pair; not interchangeable with MIC2810-4LSYML-TR's 1.2 V/2.7 V configuration. |
Compared with MIC2810-4GSYML-TR and MIC2810-4MSYML-TR, the MIC2810-4LSYML-TR uniquely supports 1.2 V core logic with 2.7 V analog I/O - making it optimal for low-voltage microcontrollers and precision sensor interfaces requiring tight noise control and independent sequencing.
Availability
MIC2810-4LSYML-TR is available at Aetrix Electronics and suitable for embedded MPU power, wearable health monitors, low-power RF systems, and industrial backup power applications requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for MIC2810-4LSYML-TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, mixed-signal, analog, and Flash-IP solutions, serving industrial, automotive, consumer, and communications markets with high-reliability semiconductor products.
The MIC2810 product line delivers highly integrated, triple-output power management ICs optimized for space-constrained, battery-powered embedded systems requiring precise voltage sequencing, ultra-low quiescent current, and RF-clean operation.
FAQ
What output voltages does the MIC2810-4LSYML-TR provide?
The MIC2810-4LSYML-TR provides three fixed output voltages: DC/DC converter = 3.3 V, LDO1 = 1.2 V, and LDO2 = 2.7 V. These values are laser-trimmed at wafer test and specified across –40°C to +125°C with ±2% accuracy in normal operation. The part number suffix "4LS" explicitly denotes this 1.2 V / 2.7 V / 3.3 V combination per Microchip's Product Identification System (DS20005910B-page 23).
How does the LOWQ mode function in the MIC2810-4LSYML-TR?
In the MIC2810-4LSYML-TR, pulling the LOWQ pin low (≤0.2 V) disables the DC/DC PWM section and switches regulation to the LDO output (Pin 9), limiting total quiescent current to ≤30 µA and DC/DC output noise to 53 µVRMS. LDO1 and LDO2 remain active but are restricted to <50 mA load each. This mode is ideal for ultra-low-power standby states where RF or analog integrity is critical.
What is the purpose of the CSET pin on the MIC2810-4LSYML-TR?
On the MIC2810-4LSYML-TR, the CSET pin sources a precise 1.25 µA current to charge an external capacitor to ground, setting the POR output assertion delay. The delay in microseconds equals the capacitor value in picofarads (e.g., 100 nF = 100,000 pF = 100,000 µs = 100 ms). This enables configurable power-up timing for complex multi-rail systems without external timers.
Does the MIC2810-4LSYML-TR support independent power sequencing?
Yes, the MIC2810-4LSYML-TR supports fully independent sequencing via three dedicated enable inputs: EN (DC/DC), EN1 (LDO1), and EN2 (LDO2), all active-high CMOS-compatible. Each regulator powers up only when its respective enable is asserted, and the POR output reflects the OR of all enabled outputs' regulation status - enabling robust, customizable boot sequences for multi-voltage SoCs.
What package type and thermal performance does the MIC2810-4LSYML-TR use?
The MIC2810-4LSYML-TR uses a 16-pin 3 mm × 3 mm QFN package (ML suffix) with exposed thermal pad. Its junction-to-air thermal resistance (θJA) is 56°C/W, allowing sustained 600 mA DC/DC operation at +85°C ambient with proper PCB copper area. The package is Pb-free, RoHS-compliant, and rated for –40°C to +125°C operation per JEDEC standards.
MIC2810-4LSYML-TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 16-VQFN Exposed Pad, 16-MLF®
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) (1), Linear (LDO) (2)
- Number of Outputs:
- 3
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- 1.2V, 600mA
- Voltage/Current - Output 2:
- 2.7V, 300mA
- Voltage/Current - Output 3:
- 3.3V, 300mA
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 1.65V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-MLF® (4x4)
MIC2810-4LSYML-TR FAQ
1.How can I place an order for MIC2810-4LSYML-TR through Aetrix?
Please submit a Request for Quotation (RFQ) for MIC2810-4LSYML-TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MIC2810-4LSYML-TR reliable?
The price and inventory of MIC2810-4LSYML-TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MIC2810-4LSYML-TR is usually 5 days.
3.What payment methods are accepted for MIC2810-4LSYML-TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MIC2810-4LSYML-TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MIC2810-4LSYML-TR?
MIC2810-4LSYML-TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MIC2810-4LSYML-TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MIC2810-4LSYML-TR?
For technical support, including MIC2810-4LSYML-TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MIC2810-4LSYML-TR requirements.
6.How does Aetrix verify that MIC2810-4LSYML-TR is sourced from the original manufacturer or authorized distributors?
All MIC2810-4LSYML-TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MIC2810-4LSYML-TR meets industry standards.
7.What is the process for return or replacement of MIC2810-4LSYML-TR?
All MIC2810-4LSYML-TR units undergo pre-shipment inspection (PSI). If there is an issue with MIC2810-4LSYML-TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MIC2810-4LSYML-TR part is unused and in its original packaging.
Return procedure for MIC2810-4LSYML-TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MIC2810-4LSYML-TR Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

