Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - DC DC Switching Regulators

Microchip Technology MIC4723YML-TR

Name: MIC4723YML-TR
Brand: Microchip Technology
SKU: MIC4723YML-TR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MIC4723YML-TR

Manufacturer:: Microchip Technology

Category:: Voltage Regulators - DC DC Switching Regulators

Package:: 12-VFDFN Exposed Pad, 12-MLF®

Datasheet:: MIC4723YML-TR.pdf

Description:: IC REG BUCK ADJ 3A 12MLF

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,154

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MIC4723YML-TR from Micrel is a 3A, 2MHz synchronous-capable (non-synchronous design with external Schottky diode) buck regulator IC in a 12-pin 3mm × 3mm MLF® package. It operates from 2.7V to 5.5V input, delivers adjustable output down to 1.0V, achieves >92% efficiency via integrated p-channel MOSFET (95–300 mΩ R_DS(ON)), and supports 100% duty cycle for low-dropout operation - used in FPGA core voltage regulation and point-of-load conversion.

For engineers reviewing the MIC4723YML-TR datasheet, MIC4723YML-TR pinout, MIC4723YML-TR application, or MIC4723YML-TR equivalent, key selection criteria include its 2.0 MHz fixed-frequency PWM operation, internal compensation enabling >200 kHz closed-loop bandwidth, thermal/overcurrent protection, and compatibility with 1 µH inductors and 4.7 µF ceramic output capacitors in space-constrained embedded power designs.

Technical Context

The MIC4723YML-TR implements a voltage-mode PWM control architecture with proprietary type III internal compensation, eliminating need for external compensation components. Its 2.0 MHz oscillator enables compact filter design and fast transient response, while the integrated high-side p-channel MOSFET (R_DS(ON) typ. 95 mΩ at V_IN = 3.3 V) reduces conduction loss and simplifies layout.

It features dual ground paths (PGND for high-current switching return, SGND for precision analog reference), dedicated BIAS supply requiring 0.1 µF bypass to SGND, and open-drain PGOOD with ±7.5% regulation window. The device enters micropower shutdown (<2 µA) when EN is pulled low and includes UVLO (2.55 V typ.), thermal shutdown (160°C), and current limit (3.5–5 A).

Key Specifications

Parameter	Value and Actual Design Meaning
Input Voltage Range	2.7 V to 5.5 V - supports single-cell Li-ion, USB 5 V, and 3.3 V system rails without pre-regulation.
Switching Frequency	2.0 MHz (±10%) - enables use of 1 µH inductors and minimizes EMI fundamental frequency above AM band.
Max Output Current	3 A continuous - sufficient for mid-power FPGA I/O banks or DSP cores with tight thermal margin in 3 mm × 3 mm exposed-pad package.
Feedback Reference	1.00 V ±2% over temperature - sets output via resistor divider; enables 1.0 V to 5.5 V adjustable range with standard 1% resistors.
R_DS(ON) (High-Side)	95 mΩ typical at V_IN = 3.3 V - directly determines conduction loss; improves with higher V_IN due to enhanced gate drive.
Efficiency @ 3.3 V_OUT/3 A	94% typical at V_IN = 5 V - achieved using low-R_DS(ON) switch and optimized gate drive, reducing heat sink requirements.
Duty Cycle Range	0–100% - allows dropout operation (e.g., 3.3 V_OUT from 3.6 V_IN) without regulation loss.
Quiescent Current	570 µA typical - enables low-noise biasing of analog circuitry without significant load on upstream supplies.

Pinout & Package

Package: Exposed-pad 12-pin 3 mm × 3 mm MLF® (Micrel MLF-12), RoHS-compliant, NiPdAu lead finish, θ_JA = 60°C/W, operating junction temperature –40°C to +125°C.

Pin/Terminal	Circuit Role	Design Meaning
1, 12	SW	Switch node - connects to inductor and Schottky diode cathode; carries high di/dt; requires short, low-inductance routing.
2, 11	VIN	Power input - dual pins reduce IR drop and thermal resistance; each requires local 10 µF ceramic bypass to PGND.
3	PGND	Power ground - return path for MOSFET source current; must be connected to EP (exposed pad) and kept separate from SGND loop.
4	SGND	Signal ground - reference for FB, EN, PGOOD, and internal error amplifier; routed separately from PGND to avoid noise coupling.
5	BIAS	Bias supply - powers internal reference and control logic; requires 10 Ω series resistor from VIN and 0.1 µF ceramic to SGND.
6	FB	Feedback input - senses output via resistor divider; 1 nA input bias enables high-value dividers (e.g., 10 kΩ/12.4 kΩ for 1.8 V).
7, 10	NC	No connect - not bonded; may be left floating or tied to SGND/PGND per layout needs.
8	EN	Enable input - active-high logic; 0.85 V threshold with 50 mV hysteresis; draws <2.3 µA when asserted.
9	PGOOD	Power-good flag - open-drain output pulled low when V_OUT is within ±7.5% of setpoint; requires external pull-up.
EP	GND	Exposed thermal pad - must be soldered to PCB ground plane for thermal performance and EMI reduction.

Key Features

Feature	Design Value
Integrated 3A p-channel MOSFET	Eliminates external high-side switch and associated gate driver, reducing BOM count and layout complexity.
2.0 MHz fixed-frequency PWM	Enables ultra-compact DC/DC solution with 1 µH inductor and 4.7 µF output capacitor - ideal for dense PCBs.
Internal type III compensation	Removes need for external compensation network; ensures stable operation across full load and input range with minimal tuning.
100% duty cycle capability	Supports low-dropout operation (e.g., 3.3 V_OUT from 3.6 V_IN), extending usable input range without brownout.
Thermal shutdown & current limit	Protects against sustained overload or poor heatsinking; auto-recovery after fault removal ensures robust field operation.
Micropower shutdown mode	Reduces quiescent current to <2 µA - critical for battery-backed systems where standby power must be minimized.

Applications

FPGA Core Power Supply	DSP/ASIC Point-of-Load Regulation
Use Scenario: Delivering tightly regulated 1.2 V or 1.8 V to Xilinx Spartan or Altera Cyclone FPGA core logic under dynamic load transients up to 3 A. IC Role / Device Role / Timing Role: Primary buck regulator providing core voltage with <100 ns response to 1 A load steps, leveraging 200 kHz closed-loop bandwidth. Use Value: Maintains FPGA functional integrity during burst processing by limiting output deviation to <±30 mV at 3 A step, enabled by fast transient response and internal compensation.	Use Scenario: Generating 2.5 V or 3.3 V for TI C6000 DSP or ARM-based ASIC in broadband infrastructure equipment. IC Role / Device Role / Timing Role: Non-synchronous buck converter supplying clean, low-noise power with PGOOD sequencing to downstream logic. Use Value: Achieves >90% efficiency at full load while meeting EN55022 Class B conducted EMI limits due to 2 MHz switching and optimized layout guidance.
Set-Top Box SoC Power	Industrial Video Capture Module
Use Scenario: Regulating 1.0 V for Broadcom BCM7xxx or MediaTek MT7621 SoC CPU cores in consumer STB platforms. IC Role / Device Role / Timing Role: Adjustable-output buck regulator supporting 1.0 V minimum V_OUT, synchronized to system enable signals via EN pin. Use Value: Enables deep-sleep mode with <2 µA shutdown current, extending standby time without compromising wake-up latency.	Use Scenario: Providing 1.2 V and 3.3 V rails to image sensor interface (MIPI CSI-2) and video encoder ASIC in factory automation cameras. IC Role / Device Role / Timing Role: High-reliability PoL converter operating across –40°C to +85°C ambient with thermal shutdown protection. Use Value: Ensures uninterrupted video stream during thermal stress by maintaining regulation up to +125°C junction temperature with no derating.

FPGA Core Power Supply

DSP/ASIC Point-of-Load Regulation

Use Scenario: Delivering tightly regulated 1.2 V or 1.8 V to Xilinx Spartan or Altera Cyclone FPGA core logic under dynamic load transients up to 3 A.

IC Role / Device Role / Timing Role: Primary buck regulator providing core voltage with <100 ns response to 1 A load steps, leveraging 200 kHz closed-loop bandwidth.

Use Value: Maintains FPGA functional integrity during burst processing by limiting output deviation to <±30 mV at 3 A step, enabled by fast transient response and internal compensation.

Use Scenario: Generating 2.5 V or 3.3 V for TI C6000 DSP or ARM-based ASIC in broadband infrastructure equipment.

IC Role / Device Role / Timing Role: Non-synchronous buck converter supplying clean, low-noise power with PGOOD sequencing to downstream logic.

Use Value: Achieves >90% efficiency at full load while meeting EN55022 Class B conducted EMI limits due to 2 MHz switching and optimized layout guidance.

Set-Top Box SoC Power

Industrial Video Capture Module

Use Scenario: Regulating 1.0 V for Broadcom BCM7xxx or MediaTek MT7621 SoC CPU cores in consumer STB platforms.

IC Role / Device Role / Timing Role: Adjustable-output buck regulator supporting 1.0 V minimum V_OUT, synchronized to system enable signals via EN pin.

Use Value: Enables deep-sleep mode with <2 µA shutdown current, extending standby time without compromising wake-up latency.

Use Scenario: Providing 1.2 V and 3.3 V rails to image sensor interface (MIPI CSI-2) and video encoder ASIC in factory automation cameras.

IC Role / Device Role / Timing Role: High-reliability PoL converter operating across –40°C to +85°C ambient with thermal shutdown protection.

Use Value: Ensures uninterrupted video stream during thermal stress by maintaining regulation up to +125°C junction temperature with no derating.

Equivalent & Alternatives

The following parts are listed as comparable options for similar buck regulator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MP2315DJ-LF-Z	2.2 MHz fixed frequency, 3A, integrated synchronous rectification (no external diode required); R_DS(ON) ~35 mΩ/50 mΩ (HS/LS); 2.5 V to 5.5 V input.	Eliminates Schottky diode, improving light-load efficiency; slightly larger 8-pin SOIC-EP package (4 mm × 4 mm).	Select MP2315DJ-LF-Z when synchronous operation, lower component count, and better light-load efficiency are prioritized over strict 2.0 MHz timing alignment.
TPS563201DDCR	2.0 MHz, 3A, fully synchronous buck; 4.5 V to 18 V input; integrated FETs; 0.6 V reference; smaller 6-pin SOT-563 package.	Wider input range suits 12 V intermediate bus; lower 0.6 V reference enables sub-1 V outputs; lacks 100% duty cycle support.	Select TPS563201DDCR for higher-input industrial systems requiring sub-1 V outputs and tighter footprint, accepting trade-off in dropout capability.

Compared with MP2315DJ-LF-Z and TPS563201DDCR, the MIC4723YML-TR uniquely combines 2.0 MHz operation, 100% duty cycle, and 1.0 V feedback reference in a 3 mm × 3 mm MLF package - making it optimal for low-input, low-V_OUT, space-constrained applications where external diode integration is acceptable.

Availability

MIC4723YML-TR is available at Aetrix Electronics and suitable for FPGA power delivery, DSP point-of-load conversion, and industrial video capture modules requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for MIC4723YML-TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Micrel Inc. was a U.S.-based analog and mixed-signal semiconductor company founded in 1978 and acquired by Microchip Technology in 2015. It specialized in power management, timing, and interface solutions for communications and industrial markets.

The MIC4723YML-TR belongs to Micrel's high-frequency buck regulator product line, designed specifically for compact, efficient point-of-load conversion in FPGA, DSP, and SoC applications where thermal density and board space are critical constraints.

FAQ

What is the maximum output current capability of the MIC4723YML-TR?

The MIC4723YML-TR delivers up to 3 A of continuous output current under typical thermal conditions (T_A = 25°C, 2-layer PCB with 1 in² copper pour). At full load, its 95 mΩ typical R_DS(ON) and 60°C/W θ_JA require careful thermal design; derating applies above 85°C ambient. Peak current limit is 3.5–5 A, protecting against short-circuit events. The MIC4723YML-TR maintains regulation across this range with <0.2% load regulation.

Does the MIC4723YML-TR support 100% duty cycle operation, and why does that matter?

Yes, the MIC4723YML-TR supports 100% duty cycle operation when the FB pin voltage ≤ 0.4 V - enabling dropout mode where V_OUT ≈ V_IN. This is critical for applications like powering a 3.3 V FPGA core from a 3.6 V battery rail, where traditional buck regulators would cease regulation below ~3.8 V input. The MIC4723YML-TR sustains regulation down to V_IN = V_OUT, maximizing usable battery life without requiring an LDO post-regulator.

What external components are mandatory for basic operation of the MIC4723YML-TR?

Four components are mandatory: (1) two 10 µF X5R/X7R ceramic capacitors (one per VIN pin), (2) one 0.1 µF ceramic capacitor from BIAS to SGND, (3) an external Schottky diode (e.g., RB055LAM-40) for freewheeling, and (4) a resistor divider (R1/R2) on FB to set V_OUT. The MIC4723YML-TR also requires a 1 µH shielded inductor rated ≥3.5 A saturation current. Optional but recommended: feedforward capacitor across R1 and thermal pad soldering to PCB ground.

How does the MIC4723YML-TR achieve stability without external compensation components?

The MIC4723YML-TR uses proprietary internal type III compensation, which embeds a dominant pole, two zeros, and high-frequency roll-off to match the LC double-pole of a 1 µH/4.7 µF output filter. This eliminates external RC networks while ensuring ≥43° phase margin across –40°C to +125°C and full load range. Stability is verified in the datasheet Bode plots for 1.8 V/3 A and 1.8 V/50 mA conditions - confirming robustness in both continuous and discontinuous conduction modes.

Is the MIC4723YML-TR RoHS-compliant and halogen-free?

Yes, the MIC4723YML-TR is RoHS-compliant and GREEN certified per Micrel's documentation. Its 12-pin MLF® package uses Pb-free NiPdAu lead finish and halogen-free mold compound. The "YML" suffix explicitly denotes the Pb-free, RoHS-compliant 3 mm × 3 mm MLF variant. Full compliance documentation, including test reports and material declarations, is available through Microchip's product page for the MIC4723YML-TR.

MIC4723YML-TR Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 12-VFDFN Exposed Pad, 12-MLF®

Packaging:: Tape & Reel (TR)

Product Status:: Active

Function:: Step-Down

Output Configuration:: Positive

Topology:: Buck

Output Type:: Adjustable

Number of Outputs:: 1

Voltage - Input (Min):: 2.7V

Voltage - Input (Max):: 5.5V

Voltage - Output (Min/Fixed):: 1V

Voltage - Output (Max):: 5.5V

Current - Output:: 3A

Frequency - Switching:: 2MHz

Synchronous Rectifier:: No

Operating Temperature:: -40°C ~ 125°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 12-MLF™ (4x4)

MIC4723YML-TR FAQ

1.How can I place an order for MIC4723YML-TR through Aetrix?

Please submit a Request for Quotation (RFQ) for MIC4723YML-TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MIC4723YML-TR reliable?

The price and inventory of MIC4723YML-TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MIC4723YML-TR is usually 5 days.

3.What payment methods are accepted for MIC4723YML-TR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MIC4723YML-TR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MIC4723YML-TR?

MIC4723YML-TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MIC4723YML-TR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MIC4723YML-TR?

For technical support, including MIC4723YML-TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MIC4723YML-TR requirements.

6.How does Aetrix verify that MIC4723YML-TR is sourced from the original manufacturer or authorized distributors?

All MIC4723YML-TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MIC4723YML-TR meets industry standards.

7.What is the process for return or replacement of MIC4723YML-TR?

All MIC4723YML-TR units undergo pre-shipment inspection (PSI). If there is an issue with MIC4723YML-TR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MIC4723YML-TR part is unused and in its original packaging.

Return procedure for MIC4723YML-TR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…