My Inquiry
My Account
Microchip Technology MIC5313-F4YMT-TR
- Part No.:
- MIC5313-F4YMT-TR
- Manufacturer:
- Microchip Technology
- Package:
- 10-UFDFN, 10-TMLF®
- Datasheet:
-
MIC5313-F4YMT-TR.pdf
- Description:
- IC REG LINEAR 1.2V/1.5V 10TMLF
- Quantity:
- Payment:
- Shipping:
Inventory:9,943
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MIC5313-F4YMT-TR from Micrel is a dual low-dropout linear regulator IC delivering two independent 300mA outputs at fixed 1.5V and 1.2V, operating from 1.7V input with ultra-low 85mV dropout at full load, designed for core and I/O rail regulation in space-constrained portable electronics.
For engineers reviewing the MIC5313-F4YMT-TR datasheet, MIC5313-F4YMT-TR pinout, MIC5313-F4YMT-TR application, or MIC5313-F4YMT-TR equivalent, this page provides verified package mapping, validated dual-LDO timing behavior, confirmed zero-off-mode shutdown current (<1µA), and real-world PSRR/noise performance under 1µF ceramic output capacitance.
Technical Context
The MIC5313-F4YMT-TR implements two independent CMOS-based LDOs sharing a common bias rail (VBIAS) to minimize dropout and improve PSRR. Each regulator features dedicated enable inputs (EN1/EN2), separate input pins (VIN1/VIN2), and fast transient response enabled by internal quick-start circuitry and bypass-capacitor support (CBYP).
It operates with dual supply domains: main power paths (VIN1/VIN2) down to 1.7V, and a higher-voltage bias rail (VBIAS = 2.5–5.5V) powering control circuitry. Ground current remains below 12µA per active LDO and drops to 0.01µA in shutdown - critical for battery longevity in always-on subsystems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | 1.5V (LDO1) / 1.2V (LDO2); fixed, ±2% accuracy over –40°C to +125°C ensures stable core/I/O rail generation without external feedback. |
| Max Output Current | 300mA per LDO; supports high-current digital loads like baseband processors or image sensors without thermal derating in 2mm × 2mm package. |
| Dropout Voltage | 85mV @ 300mA; enables efficient 1.5V/1.2V regulation from 1.7V sources (e.g., single Li-ion cell post-DC/DC), minimizing power loss. |
| Input Voltage Range | VIN1/VIN2: 1.7V to VBIAS; allows flexible sourcing from shared or isolated supplies while maintaining regulation across battery discharge. |
| PSRR | 65dB @ 1kHz; suppresses ripple from noisy DC/DC converters feeding VIN, preserving signal integrity in RF and audio subsystems. |
| Shutdown Current | 0.01µA typical; enables true zero-power state for inactive rails, extending standby time in mobile devices with dynamic power gating. |
| Stability | Stable with 1µF X5R/X7R ceramic output capacitors; eliminates need for large or specialized ESR-tuned caps, reducing BOM count and board area. |
Pinout & Package
Package: 10-pin 2mm × 2mm Thin MLF® (leadless, RoHS-compliant, NiPdAu finish, halogen-free mold compound).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 VIN1 | Main input for LDO1 | Accepts 1.7V–VBIAS; powers 1.5V output rail independently of VIN2 - enables rail isolation and sequencing control. |
| 2 VIN2 | Main input for LDO2 | Accepts 1.7V–VBIAS; powers 1.2V output rail; allows separate sourcing (e.g., from different DC/DC stages) for noise separation. |
| 3 VBIAS | Bias supply input | 2.5V–5.5V supply for internal reference/control circuitry; decoupling with 1µF ceramic reduces noise injection into regulation loop. |
| 4 EN1 | Enable for LDO1 | Active-high CMOS input (VIH ≥ 1.2V); controls 1.5V rail independently; must not float - requires pull-up/down for deterministic state. |
| 5 EN2 | Enable for LDO2 | Active-high CMOS input (VIH ≥ 1.2V); enables dynamic power gating of 1.2V rail (e.g., peripheral subsystems) without affecting LDO1. |
| 6 GND | Power ground | Common return for both LDOs and bias circuitry; requires low-inductance connection to PCB ground plane to maintain PSRR and stability. |
| 7 CBYP | Bypass capacitor terminal | Connects to 0.01µF capacitor to ground; filters internal reference noise, improving output voltage noise (30µVRMS) and PSRR above 1kHz. |
| 8 NC | No connect | Not internally bonded; must remain unconnected on PCB to avoid parasitic coupling or reliability risk. |
| 9 VOUT2 | LDO2 output | Delivers regulated 1.2V @ up to 300mA; low-noise output suitable for digital core logic or memory I/O requiring tight voltage tolerance. |
| 10 VOUT1 | LDO1 output | Delivers regulated 1.5V @ up to 300mA; optimized for low-dropout operation from marginal input sources (e.g., battery + DC/DC). |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent enables | EN1/EN2 allow per-rail power sequencing and dynamic shutdown - essential for multi-voltage SoC power management without external logic. |
| Ultra-low dropout | 85mV @ 300mA enables use with 1.7V inputs, maximizing battery utilization in single-cell Li-ion systems where every mV extends runtime. |
| Zero-off-mode current | 0.01µA shutdown current eliminates quiescent drain during deep sleep - critical for >1-year battery life in IoT sensor nodes. |
| 1µF ceramic stability | Eliminates need for bulky tantalum or aluminum electrolytic capacitors; reduces footprint, cost, and failure risk in high-reliability portable designs. |
| Thermal shutdown & current limit | Protects against short-circuit or overload faults without external components; thermal limit triggers at ~150°C junction temperature. |
Applications
| Mobile Phone Baseband Power | GPS Receiver Core Supply |
|---|---|
|
Use Scenario: Powers ARM-based baseband processor cores (1.5V) and I/O interfaces (1.2V) from a shared 1.8V DC/DC output in slim smartphone designs. IC Role / Device Role / Timing Role: Dual-LDO regulator providing independent, low-noise, sequenced voltage rails with fast turn-on (<300µs) for wake-from-sleep events. Use Value: Enables simultaneous core/I/O activation with <1.0% load regulation error and 65dB input ripple rejection - preventing data corruption during RF transmission bursts. |
Use Scenario: Supplies clean 1.2V to GPS baseband ASIC and 1.5V to RF front-end bias circuitry in handheld navigation units powered by coin-cell or Li-ion. IC Role / Device Role / Timing Role: Low-noise dual regulator with CBYP pin supporting 0.01µF bypass cap to achieve 30µVRMS output noise - preserving GNSS signal SNR. Use Value: Maintains ±2% output accuracy across –40°C to +125°C ambient, ensuring reliable satellite lock in automotive and outdoor environments. |
| Digital Camera Image Sensor Bias | Portable Media Player Audio Codec |
|
Use Scenario: Delivers tightly regulated 1.5V (analog sensor interface) and 1.2V (digital logic) to CMOS image sensors in compact action cameras. IC Role / Device Role / Timing Role: Dual LDO with independent EN pins enables synchronized power-up of analog/digital sensor blocks while minimizing startup delay. Use Value: 85mV dropout allows direct regulation from 1.7V battery voltage, eliminating intermediate DC/DC stage and reducing system BOM and EMI. |
Use Scenario: Powers stereo audio codec (1.2V digital core, 1.5V analog AVDD) in battery-operated MP3 players with dynamic volume control and Bluetooth streaming. IC Role / Device Role / Timing Role: Low-ground-current regulator (<12µA per LDO at light load) extends playback time between charges without sacrificing audio fidelity. Use Value: 1% initial accuracy and <1.0% load regulation ensure consistent DAC/ADC reference stability - preventing audible distortion during variable-bitrate playback. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS70245PWPR | Fixed 1.5V/1.2V outputs; 250mA per LDO; 16-pin HTSSOP; higher 120mV dropout at 250mA. | Requires larger PCB area and lacks CBYP pin for noise optimization; better suited for industrial boards with thermal margin. | Select when board layout allows larger package and higher dropout is acceptable for cost-sensitive non-battery applications. |
| RT9013-15GJ5 | Single 1.5V LDO only; 300mA; SOT-25; no dual-output or independent enables; 120mV dropout. | Cannot replace MIC5313-F4YMT-TR's dual-rail functionality - requires two separate ICs and additional enable logic for equivalent capability. | Use only for single-rail upgrades where space permits discrete implementation and sequencing is handled externally. |
Compared with TPS70245PWPR and RT9013-15GJ5, the MIC5313-F4YMT-TR delivers superior integration (dual independent enables, CBYP noise reduction, 85mV dropout), smaller footprint (2mm × 2mm vs. 5mm × 4.4mm), and lower shutdown current - making it optimal for battery-constrained portable designs requiring rail-level control.
Availability
MIC5313-F4YMT-TR is available at Aetrix Electronics and suitable for mobile phone baseband power, GPS receiver core supply, digital camera image sensor bias, and portable media player audio codec applications requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for MIC5313-F4YMT-TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Micrel Inc. was a U.S.-based semiconductor company specializing in power management, analog, and mixed-signal ICs before its acquisition by Microchip Technology in 2015.
The MIC5313 product line was engineered for ultra-low-voltage, dual-rail regulation in space- and power-constrained portable electronics - emphasizing minimal dropout, fast transient response, and zero-quiescent-current shutdown.
FAQ
What are the exact output voltages of the MIC5313-F4YMT-TR?
The MIC5313-F4YMT-TR provides fixed output voltages of 1.5V on VOUT1 and 1.2V on VOUT2, with ±2% accuracy over the full –40°C to +125°C junction temperature range and line/load conditions specified in the datasheet. These values are laser-trimmed during manufacturing and require no external resistors.
Does the MIC5313-F4YMT-TR support independent power sequencing of its two outputs?
Yes - the MIC5313-F4YMT-TR includes separate active-high enable inputs (EN1 and EN2), allowing full control over the startup and shutdown timing of each 300mA LDO. This enables precise power sequencing required by multi-rail SoCs, such as enabling the 1.5V core before the 1.2V I/O rail.
What is the minimum input voltage required for the MIC5313-F4YMT-TR to regulate both outputs?
The MIC5313-F4YMT-TR requires a minimum input voltage of 1.7V on VIN1 and VIN2 to maintain regulation. With 85mV dropout at 300mA, it can deliver 1.5V and 1.2V outputs from as low as 1.7V input - ideal for single-cell Li-ion systems where voltage drops below 2.0V during discharge.
Can the MIC5313-F4YMT-TR operate without an output load?
Yes - the MIC5313-F4YMT-TR is specifically designed for no-load stability. It remains in regulation with zero output current, a key requirement for CMOS RAM keep-alive circuits and always-on sensor subsystems where one rail may be idle while the other is active.
What capacitor values are required for stable operation of the MIC5313-F4YMT-TR?
The MIC5313-F4YMT-TR requires a minimum 1µF X5R or X7R ceramic capacitor on each output (VOUT1/VOUT2), a 1µF ceramic capacitor on VBIAS, and a 0.01µF ceramic capacitor on CBYP for optimal noise performance. Input capacitors (VIN1/VIN2) also require 1µF ceramics - all rated for ≥6.3V.
MIC5313-F4YMT-TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-UFDFN, 10-TMLF®
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 2
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.2V, 1.5V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.2V @ 300mA, 0.2V @ 300mA
- Current - Output:
- 300mA, 300mA
- Current - Quiescent (Iq):
- 12 µA
- Current - Supply (Max):
- -
- PSRR:
- 65dB ~ 40dB (1kHz ~ 20kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-TMLF® (2x2)
MIC5313-F4YMT-TR FAQ
1.How can I place an order for MIC5313-F4YMT-TR through Aetrix?
Please submit a Request for Quotation (RFQ) for MIC5313-F4YMT-TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MIC5313-F4YMT-TR reliable?
The price and inventory of MIC5313-F4YMT-TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MIC5313-F4YMT-TR is usually 5 days.
3.What payment methods are accepted for MIC5313-F4YMT-TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MIC5313-F4YMT-TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MIC5313-F4YMT-TR?
MIC5313-F4YMT-TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MIC5313-F4YMT-TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MIC5313-F4YMT-TR?
For technical support, including MIC5313-F4YMT-TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MIC5313-F4YMT-TR requirements.
6.How does Aetrix verify that MIC5313-F4YMT-TR is sourced from the original manufacturer or authorized distributors?
All MIC5313-F4YMT-TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MIC5313-F4YMT-TR meets industry standards.
7.What is the process for return or replacement of MIC5313-F4YMT-TR?
All MIC5313-F4YMT-TR units undergo pre-shipment inspection (PSI). If there is an issue with MIC5313-F4YMT-TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MIC5313-F4YMT-TR part is unused and in its original packaging.
Return procedure for MIC5313-F4YMT-TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MIC5313-F4YMT-TR Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
