Microchip Technology MIC5313-FFYMT-TR
- Part No.:
- MIC5313-FFYMT-TR
- Manufacturer:
- Microchip Technology
- Package:
- 10-UFDFN, 10-TMLF®
- Datasheet:
-
MIC5313-FFYMT-TR.pdf
- Description:
- IC REG LINEAR 1.5V/1.5V 10TMLF
- Quantity:
- Payment:

- Shipping:

Inventory:4,895
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MIC5313-FFYMT-TR from Micrel is a dual low-dropout linear regulator IC delivering two independent 300mA LDO outputs at fixed 1.5V/1.5V, operating from 1.7V input down to VBIAS, with ultra-low 85mV dropout at full load and 1% output voltage accuracy - ideal for powering core and I/O rails in space-constrained portable electronics.
For engineers reviewing the MIC5313-FFYMT-TR datasheet, MIC5313-FFYMT-TR pinout, MIC5313-FFYMT-TR application, or MIC5313-FFYMT-TR equivalent, key selection criteria include dual-rail enable control (EN1/EN2), bias-supply architecture (VBIAS), thermal shutdown protection, stability with 1µF ceramic output capacitors, and operation across –40°C to +125°C junction temperature.
Technical Context
The MIC5313-FFYMT-TR integrates two independent CMOS-based LDO regulators sharing a common VBIAS supply that powers internal reference and control circuitry, enabling ultra-low dropout while decoupling bias current from load current. Each LDO features active-high enable inputs (EN1, EN2) and separate VIN1/VIN2 inputs for flexible power domain partitioning.
It employs a quick-start bypass circuit on CBYP to maintain fast turn-on time (<300µs) even with 0.01µF bypass capacitance, and achieves high PSRR (>65dB at 1kHz) via internal reference bypassing and low-noise design - critical for noise-sensitive analog and RF subsystems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.5V / 1.5V - enables matched dual-core or dual-I/O rail generation without external feedback. |
| Max Output Current | 300mA per LDO - supports moderate-power digital loads like baseband processors or memory interfaces. |
| Dropout Voltage | 85mV @ 300mA - minimizes power loss when input is only 1.585V, extending battery runtime in 1.8V-input systems. |
| Input Voltage Range | VIN1/VIN2: 1.7V to VBIAS; VBIAS: 2.5V to 5.5V - allows use of low-voltage batteries (e.g., single Li-ion cell) with higher-bias auxiliary supply. |
| Ground Current | 7µA per enabled LDO @ 100µA–300mA load - ensures high light-load efficiency and low quiescent power in standby modes. |
| Shutdown Current | 0.01µA typical - enables true zero-power off-state for long-term storage or deep-sleep system states. |
| PSRR | 65dB @ 1kHz, 40dB @ 20kHz - suppresses switching noise from upstream DC-DC converters feeding VIN rails. |
Pinout & Package
Package: 10-pin 2mm × 2mm Thin MLF® (leadless, RoHS-compliant, NiPdAu finish, halogen-free mold compound).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 VIN1 | LDO1 input supply | Accepts 1.7V–VBIAS; powers first regulator independently - enables rail isolation and sequencing. |
| 2 VIN2 | LDO2 input supply | Accepts 1.7V–VBIAS; independent of VIN1 - supports asymmetric input sources (e.g., battery vs. PMIC rail). |
| 3 VBIAS | Bias supply input | Powers internal reference/control circuitry at 2.5V–5.5V; low-current draw reduces overall system power overhead. |
| 4 EN1 | LDO1 enable input | Active-high CMOS input; logic low disables LDO1 and reduces ground current to <1µA - enables dynamic power gating. |
| 5 EN2 | LDO2 enable input | Active-high CMOS input; independent of EN1 - allows staggered startup or selective rail shutdown. |
| 6 GND | Analog/digital ground | Common return path for both LDOs and bias circuitry; requires low-impedance PCB connection to minimize noise coupling. |
| 7 CBYP | Reference bypass terminal | Connects 0.01µF capacitor to ground to reduce output noise and improve PSRR - critical for RF/ADC applications. |
| 8 NC | No connect | Not internally bonded - must remain unconnected; no routing or copper fill required. |
| 9 VOUT2 | LDO2 regulated output | Delivers stable 1.5V @ up to 300mA; requires ≥1µF ceramic output capacitor for stability. |
| 10 VOUT1 | LDO1 regulated output | Delivers stable 1.5V @ up to 300mA; electrically identical to VOUT2 - supports symmetric dual-rail designs. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent enable inputs | EN1/EN2 allow per-rail power control without external logic - simplifies power sequencing in multi-domain SoCs. |
| Ultra-low dropout (85mV @ 300mA) | Enables efficient regulation from 1.585V input to 1.5V output - maximizes usable battery voltage range in Li-ion systems. |
| Stable with 1µF ceramic output caps | Eliminates need for large, costly tantalum or polymer capacitors - reduces BOM cost and board area in portable designs. |
| Thermal shutdown & current limit | Protects against overtemperature (>125°C) and short-circuit faults (350–550mA limit) - ensures robust field reliability. |
| Zero-off-mode shutdown | Draws ≤1µA total when both EN pins are low - preserves battery charge during extended device sleep or storage. |
Applications
| Mobile Phones | GPS Navigation Devices |
|---|---|
Use Scenario: Powering application processor core and I/O voltage domains from a shared 1.8V PMIC rail. IC Role / Device Role / Timing Role: Dual-rail LDO providing tightly regulated 1.5V/1.5V supplies with independent enable control for dynamic voltage scaling. Use Value: Enables simultaneous core/I/O operation with <1% output error and <85mV dropout - minimizing heat generation and extending talk time. |
Use Scenario: Supplying GPS baseband IC and RF front-end from a compact battery-powered module. IC Role / Device Role / Timing Role: Low-noise dual LDO delivering clean 1.5V rails; CBYP bypass improves PSRR to suppress DC-DC switching noise. Use Value: Achieves <30µVRMS output noise and >65dB PSRR at 1kHz - preserving GNSS signal integrity and acquisition sensitivity. |
| Portable Media Players | Digital Still Cameras |
Use Scenario: Powering audio codec and display controller in a flash-based media player with tight space constraints. IC Role / Device Role / Timing Role: Dual 300mA LDO in 2mm×2mm package supplying 1.5V to analog audio section and 1.5V to digital interface logic. Use Value: Delivers fast transient response (<300µs turn-on) and stable regulation under dynamic load steps - preventing audio pop/click and display flicker. |
Use Scenario: Providing regulated power to image sensor interface and ISP core in a compact point-and-shoot camera. IC Role / Device Role / Timing Role: Dual LDO with independent EN1/EN2 enables precise power-up sequencing: sensor bias first, then ISP core. Use Value: Ensures <±1% output accuracy across –40°C to +125°C - maintaining consistent image quality and color fidelity in varying ambient conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS70251PWP | Fixed 2.5V/1.5V outputs; 250mA per channel; 16-pin TSSOP package; higher dropout (150mV @ 250mA). | Designed for mixed-signal systems requiring asymmetric voltages; larger footprint limits ultra-portable use. | Select when asymmetric dual-rail voltages (e.g., 2.5V + 1.5V) are required and board area permits TSSOP packaging. |
| ADP2118ACPZ-R7 | Dual 600mA synchronous buck regulators (not LDOs); 3mm×3mm LFCSP; requires external inductors and compensation. | Higher efficiency at medium-to-heavy loads but adds complexity and EMI concerns; unsuitable for ultra-low-noise analog rails. | Select when >85% efficiency at 300mA is prioritized over noise performance and simplicity - not a direct functional replacement. |
Compared with MIC5313-FFYMT-TR, TPS70251PWP offers different fixed voltages and larger packaging, while ADP2118ACPZ-R7 is a switching solution requiring magnetics and yielding higher noise - neither provides the same combination of ultra-low dropout, 1.5V/1.5V matching, 2mm×2mm footprint, and LDO-level noise performance.
Availability
MIC5313-FFYMT-TR is available at Aetrix Electronics and suitable for mobile phones, GPS navigation devices, portable media players, digital still cameras, and PDAs requiring stable component supply with guaranteed long-term continuity.
Supply support for MIC5313-FFYMT-TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Micrel Inc. was a U.S.-based semiconductor company specializing in analog, power management, and timing solutions before its acquisition by Microchip Technology in 2015.
The MIC5313 product line was designed specifically for battery-powered portable electronics requiring dual, low-noise, ultra-low-dropout regulation in minimal PCB area - targeting next-generation handheld and wearable platforms.
FAQ
What output voltages does the MIC5313-FFYMT-TR provide?
The MIC5313-FFYMT-TR delivers two fixed 1.5V outputs - one on VOUT1 and one on VOUT2. This dual 1.5V configuration is factory-trimmed and non-adjustable, ensuring ±1% accuracy over temperature and load. The MIC5313-FFYMT-TR is part of the MIC5313 family where the "FF" marking denotes the 1.5V/1.5V variant, distinct from other versions like FN3 (1.5V/1.1V) or GNG (1.8V/1.8V).
Does the MIC5313-FFYMT-TR require external components for stability?
Yes - the MIC5313-FFYMT-TR requires a minimum 1µF ceramic output capacitor on each VOUT pin and a 1µF ceramic input capacitor on VIN1 and VIN2. A 0.01µF capacitor on CBYP is recommended to optimize PSRR and noise performance. All capacitors should be X5R/X7R dielectric types; Y5V is not recommended due to severe capacitance loss over temperature.
How does the VBIAS pin function in the MIC5313-FFYMT-TR?
The VBIAS pin on the MIC5313-FFYMT-TR supplies power to the internal reference and control circuitry at 2.5V–5.5V, decoupling bias current from load current. This architecture enables ultra-low dropout and low ground current (≤46µA total). A 1µF ceramic capacitor from VBIAS to GND is mandatory to suppress high-frequency noise injection into the control loop and ensure transient stability.
Can the MIC5313-FFYMT-TR operate with only one LDO enabled?
Yes - the MIC5313-FFYMT-TR supports independent operation: EN1 controls LDO1 (VOUT1), and EN2 controls LDO2 (VOUT2). Either can be disabled while the other remains active, drawing only ~7µA ground current per enabled channel. Leaving an enable pin floating is prohibited; it must be pulled high (≥1.2V) to enable or low (≤0.2V) to disable - never left open.
What thermal considerations apply to the MIC5313-FFYMT-TR in continuous operation?
The MIC5313-FFYMT-TR has a junction-to-ambient thermal resistance (θJA) of 80°C/W in its 2mm×2mm Thin MLF® package. At full 300mA load on both outputs with 1.8V input and 1.5V output, power dissipation is ~0.33W, limiting maximum ambient temperature to ~99°C. Adequate PCB copper pour under the exposed pad (if applicable) and airflow are recommended for sustained 600mA combined load operation.
MIC5313-FFYMT-TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-UFDFN, 10-TMLF®
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 2
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.5V, 1.5V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.2V @ 300mA, 0.2V @ 300mA
- Current - Output:
- 300mA, 300mA
- Current - Quiescent (Iq):
- 12 µA
- Current - Supply (Max):
- -
- PSRR:
- 65dB ~ 40dB (1kHz ~ 20kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-TMLF® (2x2)
MIC5313-FFYMT-TR FAQ
1.How can I place an order for MIC5313-FFYMT-TR through Aetrix?
Please submit a Request for Quotation (RFQ) for MIC5313-FFYMT-TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MIC5313-FFYMT-TR reliable?
The price and inventory of MIC5313-FFYMT-TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MIC5313-FFYMT-TR is usually 5 days.
3.What payment methods are accepted for MIC5313-FFYMT-TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MIC5313-FFYMT-TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MIC5313-FFYMT-TR?
MIC5313-FFYMT-TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MIC5313-FFYMT-TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MIC5313-FFYMT-TR?
For technical support, including MIC5313-FFYMT-TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MIC5313-FFYMT-TR requirements.
6.How does Aetrix verify that MIC5313-FFYMT-TR is sourced from the original manufacturer or authorized distributors?
All MIC5313-FFYMT-TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MIC5313-FFYMT-TR meets industry standards.
7.What is the process for return or replacement of MIC5313-FFYMT-TR?
All MIC5313-FFYMT-TR units undergo pre-shipment inspection (PSI). If there is an issue with MIC5313-FFYMT-TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MIC5313-FFYMT-TR part is unused and in its original packaging.
Return procedure for MIC5313-FFYMT-TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MIC5313-FFYMT-TR Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

