Microchip Technology MIC5355-JGYMME
- Part No.:
- MIC5355-JGYMME
- Manufacturer:
- Microchip Technology
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
MIC5355-JGYMME.pdf
- Description:
- IC REG LINEAR 1.8V/2.5V 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,809
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MIC5355-JGYMME from Micrel is a dual-channel, micropower, low-dropout linear regulator delivering independent 2.5V and 1.8V outputs at up to 500mA per channel, with 350mV dropout at full load, 70μA typical quiescent current with both outputs enabled, and operation across 2.5V–5.5V input range-designed for space-constrained portable electronics requiring stable dual-rail power.
For engineers reviewing the MIC5355-JGYMME datasheet, MIC5355-JGYMME pinout, MIC5355-JGYMME application, or MIC5355-JGYMME equivalent, key selection criteria include fixed dual-output voltage pairing (2.5V/1.8V), ePad MSOP-8 thermal performance (θJA = 64.4°C/W), µCap stability with 2.2µF ceramic output capacitors, independent active-high enable pins (EN1/EN2), and absence of auto-discharge circuitry-distinguishing it from the MIC5356 variant.
Technical Context
The MIC5355-JGYMME integrates two fully independent LDO regulators sharing only VIN and GND connections, each with dedicated enable control (EN1 for VOUT1, EN2 for VOUT2) and no internal coupling between output stages. Its architecture supports simultaneous or staggered activation, with ground current scaling linearly per active channel (38μA per output at light load).
It employs CMOS-based pass devices optimized for low dropout and fast transient response, stabilized exclusively with low-ESR ceramic capacitors (≥2.2µF per output), and includes overcurrent and thermal shutdown protection-but excludes the 30Ω auto-discharge FET present in MIC5356 variants.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltages | Fixed 2.5V (VOUT1) and 1.8V (VOUT2); no external feedback required. |
| Max Output Current | 500mA per channel; sustained dual-rail delivery without derating under thermal limits in MSOP-8. |
| Dropout Voltage | 350mV typical at 500mA; enables regulation from 2.85V input on 2.5V rail and 2.15V on 1.8V rail. |
| Quiescent Current | 70μA typical with both outputs enabled; critical for battery runtime in always-on subsystems. |
| Input Voltage Range | 2.5V to 5.5V; compatible with single-cell Li-ion (2.7–4.2V), Li-poly, or 3.3V/5V system rails. |
| Output Accuracy | ±2% over temperature and line/load; ensures reliable logic-level compliance for core I/O domains. |
| Stability Capacitor | 2.2µF ceramic per output; eliminates need for tantalum or electrolytic, reducing board area and cost. |
Pinout & Package
Package: 8-pin ePad MSOP (MME), thermally enhanced with exposed heatsink pad (HSPAD) requiring connection to PCB ground plane via thermal vias for optimal θJA = 64.4°C/W performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Supply Input | Common input for both LDOs; must be decoupled with ≥2.2µF ceramic capacitor to GND. |
| GND | Ground Reference | Power and signal return; connects to HSPAD and system ground plane for thermal and noise control. |
| NC | No Connect | Pins 3 and 6 are unconnected internally; must remain unpopulated or floating (no routing). |
| EN2 | LDO2 Enable Input | Active-high logic control for 1.8V output; <0.2V = off, >1.2V = on; CMOS input, not float-tolerant. |
| EN1 | LDO1 Enable Input | Active-high logic control for 2.5V output; independent of EN2, enabling flexible power sequencing. |
| VOUT2 | LDO2 Output | Regulated 1.8V supply; requires ≥2.2µF ceramic capacitor to GND for stability. |
| VOUT1 | LDO1 Output | Regulated 2.5V supply; decoupled separately to maintain PSRR and transient immunity. |
| HSPAD | Heatsink Pad | Exposed copper pad beneath package; must be soldered to solid GND plane with ≥4 thermal vias (0.3–0.35mm Ø) for thermal integrity. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent enables | EN1 and EN2 allow precise sequencing-e.g., power 2.5V domain before 1.8V logic-without external logic. |
| µCap ceramic stability | Guaranteed stability with only 2.2µF X5R/X7R ceramic per output, eliminating ESR-sensitive designs. |
| No-load regulation | Maintains regulation and accuracy even with zero load on either or both outputs-critical for standby modes. |
| Low-noise operation | 146µVRMS integrated noise (10Hz–100kHz) supports noise-sensitive analog/RF subsystems. |
| Thermal & current protection | Internal foldback current limiting and thermal shutdown prevent damage during overload or poor heatsinking. |
Applications
| Smartphone Baseband Power | Portable GPS Module Supply |
|---|---|
Use Scenario: Dual-rail power for application processor core (2.5V) and I/O interface (1.8V) in compact smartphone mainboard. IC Role / Device Role / Timing Role: Primary dual-LDO regulator providing isolated, sequenced, low-noise DC supplies. Use Value: Enables simultaneous high-current operation with minimal board area and no external discharge circuitry overhead. | Use Scenario: Powering GPS RF front-end (1.8V) and baseband ASIC (2.5V) in handheld navigation device. IC Role / Device Role / Timing Role: Fixed-output dual LDO delivering clean, stable rails with fast load transient response to RF bursts. Use Value: Maintains GNSS signal integrity via low 146µVRMS noise and 60dB PSRR at 1kHz under dynamic loading. |
| Notebook Subsystem Regulator | Digital Camera Sensor Core |
Use Scenario: Dedicated power for embedded controller (2.5V) and touch controller (1.8V) in ultrabook EC subsystem. IC Role / Device Role / Timing Role: Micropower dual LDO supporting always-on functionality with <1µA shutdown current. Use Value: Extends battery life in sleep mode while retaining fast wake-up capability via independent EN pin control. | Use Scenario: Powering CMOS image sensor analog core (2.5V) and digital interface (1.8V) in DSLR or mirrorless camera. IC Role / Device Role / Timing Role: Low-noise, low-dropout dual regulator ensuring pixel-level analog stability during exposure. Use Value: Minimizes fixed-pattern noise via ±2% output accuracy and 350mV dropout enabling efficient use of battery headroom. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MIC5355-SGYMME | Fixed 3.3V/1.8V outputs; identical package, pinout, and electrical specs except output voltages. | Used where higher primary rail (3.3V) powers SoC I/O while 1.8V serves memory or peripherals. | Select when system requires 3.3V instead of 2.5V for the first output; no layout change needed. |
| TPL7407LPGEDR | TI dual 500mA LDO with 2.5V/1.8V outputs, same MSOP-8 package, but 120μA typical IQ and no ePad thermal enhancement. | Suitable for less thermally demanding applications; lacks HSPAD, resulting in higher θJA (~100°C/W). | Choose only if ambient temperature remains below 55°C and board-level thermal relief is available. |
Compared with MIC5355-JGYMME, MIC5355-SGYMME offers identical form-factor and thermal performance but shifts the primary rail to 3.3V, whereas TPL7407LPGEDR provides matching output voltages but sacrifices thermal efficiency and micropower operation-making MIC5355-JGYMME optimal for high-density, battery-critical 2.5V/1.8V systems.
Availability
MIC5355-JGYMME is available at Aetrix Electronics and suitable for smartphone baseband power, portable GPS modules, and notebook embedded controller subsystems requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for MIC5355-JGYMME includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Micrel Inc. was a U.S.-based analog and mixed-signal semiconductor company headquartered in San Jose, CA, specializing in power management, timing, and interface ICs before its acquisition by Microchip Technology in 2015.
The MIC5355 family was designed specifically for space-constrained, battery-powered portable electronics needing dual, independently controllable, micropower LDOs with ceramic-capacitor stability and minimal thermal footprint.
FAQ
What output voltages does the MIC5355-JGYMME provide?
The MIC5355-JGYMME provides fixed, factory-set output voltages of 2.5V on VOUT1 and 1.8V on VOUT2. These values are non-adjustable and specified with ±2% accuracy over temperature, line, and load conditions. The part number suffix "JG" explicitly denotes this 2.5V/1.8V configuration per Micrel's ordering table, and no external resistive feedback network is used or supported.
Does the MIC5355-JGYMME include an auto-discharge feature?
No, the MIC5355-JGYMME does not include an auto-discharge feature. That function is exclusive to the MIC5356 variant (e.g., MIC5356-JGYMME), which integrates a 30Ω internal FET to pull down outputs during disable. The MIC5355-JGYMME relies on external discharge paths or natural load decay, confirmed by its functional diagram, datasheet feature list, and absence of discharge-related electrical specs in its characterization tables.
What is the minimum output capacitance required for stability with the MIC5355-JGYMME?
The MIC5355-JGYMME requires a minimum of 2.2µF ceramic output capacitance per channel (VOUT1 and VOUT2) for guaranteed stability. This value is validated across temperature and load using X5R or X7R dielectrics; Y5V or Z5U types are discouraged due to excessive capacitance loss over temperature. The design is optimized for this value-larger capacitors do not improve performance and may degrade transient response.
Can the MIC5355-JGYMME operate with no load on one or both outputs?
Yes, the MIC5355-JGYMME remains stable and in regulation with zero load on either or both outputs. Unlike many LDOs requiring minimum load current for stability, this device's µCap architecture maintains loop stability and output accuracy across the full load range-including no-load conditions-enabling reliable use in deep-sleep or partial-shutdown states common in portable electronics.
What package type and thermal characteristics apply to the MIC5355-JGYMME?
The MIC5355-JGYMME is supplied in an 8-pin ePad MSOP (MME) package with an exposed heatsink pad (HSPAD). Its junction-to-ambient thermal resistance (θJA) is 64.4°C/W under standard JEDEC 2-layer board conditions. Effective thermal performance requires soldering the HSPAD to a solid GND plane with ≥4 thermal vias (0.3–0.35mm diameter) to dissipate up to 0.85W of power at maximum load and ambient temperatures up to 70.3°C.
MIC5355-JGYMME Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 2
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.8V, 2.5V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.8V @ 500mA, 0.8V @ 500mA
- Current - Output:
- 500mA, 500mA
- Current - Quiescent (Iq):
- 0.53 µA
- Current - Supply (Max):
- 200 µA
- PSRR:
- 60dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-MSOP-EP
MIC5355-JGYMME FAQ
1.How can I place an order for MIC5355-JGYMME through Aetrix?
Please submit a Request for Quotation (RFQ) for MIC5355-JGYMME on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MIC5355-JGYMME reliable?
The price and inventory of MIC5355-JGYMME are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MIC5355-JGYMME is usually 5 days.
3.What payment methods are accepted for MIC5355-JGYMME?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MIC5355-JGYMME transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MIC5355-JGYMME?
MIC5355-JGYMME orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MIC5355-JGYMME order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MIC5355-JGYMME?
For technical support, including MIC5355-JGYMME datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MIC5355-JGYMME requirements.
6.How does Aetrix verify that MIC5355-JGYMME is sourced from the original manufacturer or authorized distributors?
All MIC5355-JGYMME products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MIC5355-JGYMME meets industry standards.
7.What is the process for return or replacement of MIC5355-JGYMME?
All MIC5355-JGYMME units undergo pre-shipment inspection (PSI). If there is an issue with MIC5355-JGYMME, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MIC5355-JGYMME part is unused and in its original packaging.
Return procedure for MIC5355-JGYMME:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MIC5355-JGYMME Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

