My Inquiry
My Account
Microchip Technology MIC5371-PMYMT-TR
- Part No.:
- MIC5371-PMYMT-TR
- Manufacturer:
- Microchip Technology
- Package:
- 6-UFDFN Exposed Pad, 6-TMLF®
- Datasheet:
-
MIC5371-PMYMT-TR.pdf
- Description:
- IC REG LINEAR 2.8V/3V 6TMLF
- Quantity:
- Payment:
- Shipping:
Inventory:1,194
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MIC5371-PMYMT-TR from Micrel is a dual-output, high-performance LDO regulator delivering 150mA per channel with fixed 3.0V and 2.8V outputs in a 6-pin 1.6mm × 1.6mm Thin MLF® package. It features ±2% initial output accuracy, 155mV dropout at 150mA, and integrated auto-discharge circuitry for rapid output capacitor discharge during shutdown - critical for power sequencing in camera DSP and mobile baseband subsystems.
For engineers reviewing the MIC5371-PMYMT-TR datasheet, MIC5371-PMYMT-TR pinout, MIC5371-PMYMT-TR application, or MIC5371-PMYMT-TR equivalent, this device is selected for ultra-compact dual-rail power management in space-constrained portable electronics where low quiescent current (32µA per LDO), fast turn-on time (50–125µs), and stable operation with 1µF ceramic capacitors are mandatory design requirements.
Technical Context
The MIC5371-PMYMT-TR integrates two independent CMOS-based LDO regulators with active-high enable control (EN1/EN2), each supporting up to 150mA load. Its architecture includes internal reference, thermal shutdown, and foldback current limiting - enabling robust fault protection without external components.
Unlike the MIC5370 variant, the MIC5371-PMYMT-TR adds an on-chip 30Ω NFET auto-discharge path per output, activated only when both EN1 and EN2 are logic-low. This function ensures controlled VOUT1/VOUT2 discharge without requiring external resistors or timing circuits.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | 3.0V (LDO1) / 2.8V (LDO2) - fixed, non-adjustable; enables direct replacement of discrete single-LDO solutions in dual-rail systems. |
| Max Output Current | 150mA per channel - supports simultaneous powering of core logic and I/O rails in camera modules and PMIC companion applications. |
| Dropout Voltage | 155mV @ 150mA - allows operation down to VIN = 3.15V for 3.0V rail and VIN = 2.95V for 2.8V rail, maximizing battery runtime in Li-ion-powered devices. |
| Quiescent Current | 32µA per LDO (typ.) - enables multi-day standby in always-on sensor or GPS subsystems without compromising regulation stability. |
| Accuracy | ±2% initial, ±3% over –40°C to +125°C - meets tight voltage tolerance requirements for ARM Cortex-M core supplies and DDR I/O interfaces. |
| PSRR | 60dB @ 1kHz - suppresses switching noise from upstream DC-DC converters, preserving signal integrity in analog front-ends and RF receivers. |
| Auto-Discharge | 30Ω (typ.) internal NFET per output - discharges 10µF output caps in <1ms, eliminating hold-up voltage that could cause latch-up in downstream logic. |
Pinout & Package
Package: 6-pin 1.6mm × 1.6mm Thin MLF® (MT) with exposed thermal pad (internally connected to GND). RoHS-compliant, halogen-free mold compound, NiPdAu lead finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - VIN | Supply Input | Common input for both LDOs; requires 1µF low-ESR ceramic bypass capacitor to GND for stability and noise filtering. |
| 2 - GND | Ground Reference | Power and signal ground; must be connected to PCB thermal pad for optimal thermal performance (θJA = 90°C/W). |
| 3 - EN2 | Enable Input (LDO2) | Active-high logic control; 0.2V max logic-low threshold ensures compatibility with 1.8V GPIO; floating prohibited. |
| 4 - EN1 | Enable Input (LDO1) | Independent active-high control for LDO1; enables staggered power-up sequences (e.g., VDDIO before VCORE). |
| 5 - VOUT2 | LDO2 Output | Regulated 2.8V supply; auto-discharged via internal 30Ω FET when EN2 = low and EN1 = low. |
| 6 - VOUT1 | LDO1 Output | Regulated 3.0V supply; auto-discharged independently when both EN pins are low - supports safe power-down of dual-rail ICs. |
Key Features
| Feature | Design Value |
|---|---|
| Auto-Discharge Circuit | Integrated 30Ω NFET per output activates only when both EN1 and EN2 are low - eliminates need for external bleed resistors and saves board area. |
| Stability with Small Capacitors | Guaranteed stable with ≥1µF X5R/X7R ceramic output capacitors - reduces BOM count and enables use in 0402-size layouts. |
| Low Dropout Performance | 155mV dropout at full 150mA load - extends usable battery range by >100mV compared to legacy 200mV-drop LDOs. |
| Thermal & Current Protection | Internal thermal shutdown and foldback current limiting - prevents damage during short-circuit or overload without external sensing circuitry. |
| Ultra-Low Ground Current | 32µA per LDO (typ.) in active mode - minimizes parasitic drain in always-on real-time clock or sensor monitoring circuits. |
Applications
| Camera DSP Power Supply | Mobile Baseband Core/I/O Rails |
|---|---|
|
Use Scenario: Dual-rail power delivery to image signal processor (ISP) and camera sensor interface in smartphone rear-camera modules. IC Role / Device Role / Timing Role: Provides independent, sequenced 3.0V (analog front-end) and 2.8V (digital core) supplies with sub-125µs turn-on and auto-discharge for clean reset behavior. Use Value: Eliminates external discharge resistors and enables single-chip solution for compact camera flex assemblies - reducing component count by 3+ parts per module. |
Use Scenario: Powering application processor I/O banks and memory interface circuits in feature phones and entry-level smartphones. IC Role / Device Role / Timing Role: Delivers tightly regulated 2.8V I/O and 3.0V auxiliary rails with ±2% accuracy across temperature, supporting JEDEC-compliant voltage margins. Use Value: Maintains signal integrity under dynamic load transients (e.g., burst data transfers) due to 60dB PSRR at 1kHz and fast transient response. |
| GPS Receiver Front-End | Portable Media Player Audio Codec |
|
Use Scenario: Low-noise biasing of GPS RF front-end LNA and baseband ADC in handheld navigation devices. IC Role / Device Role / Timing Role: Supplies clean 3.0V LNA bias and 2.8V ADC reference with minimal output noise (200µVRMS, 10Hz–100kHz) and high PSRR. Use Value: Reduces phase noise and improves C/N0 ratio by suppressing switching ripple from shared system DC-DC converter. |
Use Scenario: Dual-rail power for stereo audio codec ICs requiring separate analog (2.8V) and digital (3.0V) supplies in PMPs and Bluetooth speakers. IC Role / Device Role / Timing Role: Enables independent enable/disable of analog and digital domains during playback/pause transitions using EN1/EN2 pins. Use Value: Achieves <1ms output discharge on pause, preventing pop/click artifacts and meeting IEC 60950-1 safety discharge requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MIC5370-3.0/2.8YMT | No auto-discharge circuit; identical pinout, specs, and package - differs only in absence of internal discharge FETs. | Suitable where output discharge is handled externally or unnecessary (e.g., non-sequenced power domains). | Select MIC5370-3.0/2.8YMT only if auto-discharge is not required and cost sensitivity outweighs functional simplification. |
| Torex XC6219B302MR-G | Single-output 300mA LDO; no dual-channel capability; different pinout (SOT-25); no auto-discharge or independent enables. | Requires two devices plus external discharge circuitry to replicate MIC5371-PMYMT-TR functionality - increases footprint and BOM cost. | Consider only for redesigns where dual-rail integration is not needed and board space permits two separate regulators. |
Compared with MIC5370-3.0/2.8YMT, the MIC5371-PMYMT-TR adds essential auto-discharge without layout changes; versus Torex XC6219B302MR-G, it delivers true dual-rail integration, smaller footprint, and lower total system component count - making it optimal for new designs prioritizing miniaturization and power sequencing reliability.
Availability
MIC5371-PMYMT-TR is available at Aetrix Electronics and suitable for camera modules, mobile baseband subsystems, and GPS receiver designs requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for MIC5371-PMYMT-TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Micrel Inc. was a U.S.-based semiconductor company specializing in analog, power management, and timing solutions before its acquisition by Microchip Technology in 2015. Known for high-reliability, small-footprint power ICs.
The MIC5371-PMYMT-TR belongs to Micrel's high-density dual-LDO family designed specifically for battery-powered portable electronics - emphasizing ultra-small packaging, low IQ, and integrated power sequencing features like auto-discharge.
FAQ
What is the key functional difference between MIC5371-PMYMT-TR and MIC5370-3.0/2.8YMT?
The MIC5371-PMYMT-TR includes an integrated auto-discharge circuit - a 30Ω NFET per output activated when both EN1 and EN2 are logic-low - while the MIC5370-3.0/2.8YMT lacks this feature. All other electrical specifications, pinout, package, and marking are identical. This makes MIC5371-PMYMT-TR the preferred choice for applications requiring rapid, controlled output capacitor discharge during shutdown without external components.
Does MIC5371-PMYMT-TR require external components for stability?
No. The MIC5371-PMYMT-TR is stable with only a 1µF X5R or X7R ceramic capacitor on each output and a 1µF ceramic capacitor on VIN. No ESR requirements, compensation networks, or external discharge resistors are needed - simplifying layout and reducing BOM count. The internal architecture is optimized for these minimum capacitance values.
What is the maximum ambient temperature for MIC5371-PMYMT-TR operating at full 150mA per channel?
At VIN = 3.6V, VOUT1 = 3.0V, VOUT2 = 2.8V, and 150mA per channel, the MIC5371-PMYMT-TR dissipates ~0.39W. With θJA = 90°C/W and TJ(max) = 125°C, the maximum allowable ambient temperature is ~89.9°C. Derating is required above this point; thermal pad soldering to a solid copper plane is strongly recommended to maintain performance.
Can MIC5371-PMYMT-TR be used with 1.8V enable logic?
Yes. The MIC5371-PMYMT-TR EN1 and EN2 inputs have a logic-high threshold of 1.2V (min) and logic-low threshold of 0.2V (max), making them fully compatible with 1.8V GPIOs. The enable input current is ≤1µA, minimizing loading on low-drive-strength controllers - no level-shifting circuitry is required.
Is MIC5371-PMYMT-TR pin-compatible with other variants in the MIC5370/1 family?
Yes. All MIC5370/1 variants - including MIC5371-PMYMT-TR, MIC5370-3.0/2.8YMT, and other YMT-suffixed parts - share identical 6-pin 1.6mm × 1.6mm Thin MLF® pinout, footprint, and thermal pad configuration. Only the output voltage pair and presence of auto-discharge differ; no PCB redesign is needed when substituting within the same package variant.
MIC5371-PMYMT-TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 6-UFDFN Exposed Pad, 6-TMLF®
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 2
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 2.8V, 3V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.31V @ 150mA, 0.31V @ 150mA
- Current - Output:
- 150mA, 150mA
- Current - Quiescent (Iq):
- 45 µA
- Current - Supply (Max):
- 85 µA
- PSRR:
- 60dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-TMLF® (1.6x1.6)
MIC5371-PMYMT-TR FAQ
1.How can I place an order for MIC5371-PMYMT-TR through Aetrix?
Please submit a Request for Quotation (RFQ) for MIC5371-PMYMT-TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MIC5371-PMYMT-TR reliable?
The price and inventory of MIC5371-PMYMT-TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MIC5371-PMYMT-TR is usually 5 days.
3.What payment methods are accepted for MIC5371-PMYMT-TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MIC5371-PMYMT-TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MIC5371-PMYMT-TR?
MIC5371-PMYMT-TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MIC5371-PMYMT-TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MIC5371-PMYMT-TR?
For technical support, including MIC5371-PMYMT-TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MIC5371-PMYMT-TR requirements.
6.How does Aetrix verify that MIC5371-PMYMT-TR is sourced from the original manufacturer or authorized distributors?
All MIC5371-PMYMT-TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MIC5371-PMYMT-TR meets industry standards.
7.What is the process for return or replacement of MIC5371-PMYMT-TR?
All MIC5371-PMYMT-TR units undergo pre-shipment inspection (PSI). If there is an issue with MIC5371-PMYMT-TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MIC5371-PMYMT-TR part is unused and in its original packaging.
Return procedure for MIC5371-PMYMT-TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MIC5371-PMYMT-TR Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
