Microchip Technology MIC5387-SGFYMT-TR
- Part No.:
- MIC5387-SGFYMT-TR
- Manufacturer:
- Microchip Technology
- Package:
- 6-UFDFN Exposed Pad, 6-TMLF®
- Datasheet:
-
MIC5387-SGFYMT-TR.pdf
- Description:
- IC REG LIN 1.5V/1.8V/3.3V 6TMLF
- Quantity:
- Payment:

- Shipping:

Inventory:4,775
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MIC5387-SGFYMT-TR from Micrel is a triple-output, ultra-small LDO regulator delivering 150mA per channel with fixed output voltages of 3.3V (OUT1), 1.8V (OUT2), and 1.5V (OUT3), housed in a 1.6mm × 1.6mm 6-pin Thin MLF® package. It features ±2% initial accuracy, 180mV dropout at 150mA, 70dB PSRR at 1kHz, and operates across −40°C to +125°C - ideal for space-constrained portable electronics requiring stable multi-rail power.
For engineers reviewing the MIC5387-SGFYMT-TR datasheet, MIC5387-SGFYMT-TR pinout, MIC5387-SGFYMT-TR application, or MIC5387-SGFYMT-TR equivalent, key selection criteria include triple-output voltage assignment, shared enable control for OUT2/OUT3 only, low ground current (32µA per LDO), RoHS-compliant lead-free packaging, and ceramic capacitor stability without external compensation.
Technical Context
The MIC5387-SGFYMT-TR integrates three independent CMOS-based LDO regulators sharing a common input (VIN) and ground (GND), with EN2/3 enabling simultaneous control of OUT2 and OUT3 while OUT1 remains always-on. Its architecture supports high PSRR (70dB @ 1kHz) and fast transient response via internal compensation optimized for 1µF ceramic capacitors on all inputs and outputs.
Thermal management relies on the exposed heatsink pad (EP) tied to PCB ground plane, achieving θJA = 92.4°C/W. Protection includes thermal shutdown and current limiting (200–550mA), with enable logic compliant to CMOS thresholds (VIL ≤ 0.2V, VIH ≥ 1.2V) and no floating-pin tolerance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltages | 3.3V (OUT1), 1.8V (OUT2), 1.5V (OUT3) - fixed, non-adjustable, each rated for 150mA continuous load |
| Input Voltage Range | 2.5V to 5.5V - supports single-cell Li-ion, dual-cell alkaline, or regulated 3.3V/5V rails |
| Dropout Voltage | 180mV @ 150mA (VOUT ≥ 2.8V); 380mV max - enables regulation down to ~2.5V input for 1.5V output |
| Ground Current | 32µA per LDO (typ.) at no load - ensures ultra-low quiescent power in battery standby modes |
| PSRR | 70dB @ 1kHz (VOUT < 2.5V); 60dB @ 1–10kHz - suppresses switching noise from DC-DC converters feeding VIN |
| Accuracy | ±2% initial; ±3% over −40°C to +125°C - meets tight tolerance requirements for core/logic rail sequencing |
| Package | 6-pin 1.6mm × 1.6mm Thin MLF® (MT) - 2.56mm² footprint, 36% smaller than 2mm × 2mm variant |
Pinout & Package
Package: 6-pin 1.6mm × 1.6mm Thin MLF® (MT) with exposed thermal pad (EP) - RoHS-compliant, NiPdAu lead finish, halogen-free mold compound.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - GND | Common ground reference | Shared return path for all three LDOs; must connect to low-impedance PCB ground plane including EP |
| 2 - VIN | Input supply node | Single input for all three regulators; requires 1µF X5R/X7R ceramic capacitor to GND for stability |
| 3 - EN2/3 | Enable control for OUT2 & OUT3 | Active-high CMOS input; drives both LDO2 and LDO3 simultaneously; OUT1 remains always-on |
| 4 - OUT3 | 1.5V regulated output | Dedicated 150mA rail for low-voltage peripherals (e.g., memory I/O, sensors) |
| 5 - OUT2 | 1.8V regulated output | Dedicated 150mA rail for digital core logic or interface circuitry |
| 6 - OUT1 | 3.3V regulated output | Dedicated 150mA rail for analog front-end or communication modules; no enable control |
| EP - Heatsink Pad | Thermal conduction path | Must be soldered to solid copper ground plane to achieve θJA = 92.4°C/W and prevent thermal shutdown |
Key Features
| Feature | Design Value |
|---|---|
| Triple-output integration | Reduces board area by consolidating three discrete LDOs into one 2.56mm² package - eliminates routing congestion and BOM overhead |
| Ceramic capacitor compatibility | Stable with ≥1µF X5R/X7R ceramics on all inputs/outputs - avoids costly tantalum or electrolytic alternatives and simplifies layout |
| No-load regulation | Maintains output voltage accuracy even with zero load current - critical for CMOS RAM keep-alive and deep-sleep states |
| Low-noise operation | 125–152µVRMS output noise (10Hz–100kHz) - preserves signal integrity in ADC reference or RF bias applications |
| Robust protection suite | Integrated thermal shutdown and current limiting (200–550mA) - prevents damage during short-circuit or overtemperature events without external components |
Applications
| Mobile Phone Baseband | Digital Camera Sensor Power |
|---|---|
Use Scenario: Powering baseband processor cores, memory interfaces, and RF transceiver bias rails in slim smartphone designs. IC Role / Device Role / Timing Role: Triple LDO providing isolated, low-noise 3.3V (RF), 1.8V (core), and 1.5V (I/O) rails from a shared battery or PMIC output. Use Value: Enables compact layout with minimal decoupling, meets stringent PSRR requirements to suppress DC-DC ripple coupling into sensitive RF sections. |
Use Scenario: Supplying image sensor analog front-end, digital logic, and interface I/O in handheld digital cameras. IC Role / Device Role / Timing Role: Delivers clean, sequenced 3.3V (AFE), 1.8V (digital core), and 1.5V (MIPI interface) from a single input rail. Use Value: Eliminates need for three separate regulators and associated passives, reducing component count by >60% versus discrete solution. |
| GPS/PDA Application Processor | Portable Media Player (PMP) Audio Codec |
Use Scenario: Powering GPS receiver SoC subsystems including RF frontend, baseband DSP, and serial interface logic. IC Role / Device Role / Timing Role: Provides tightly regulated 3.3V (GNSS antenna LNA), 1.8V (DSP core), and 1.5V (UART/SPI I/O) with fast load transient response. Use Value: Maintains ±2% output accuracy across automotive temperature range (−40°C to +125°C), ensuring reliable satellite lock under thermal stress. |
Use Scenario: Biasing audio codec analog circuits, digital signal processor, and display interface in battery-powered PMPs. IC Role / Device Role / Timing Role: Supplies ultra-low-noise 3.3V (codec AVDD), 1.8V (DSP core), and 1.5V (LCD controller) with <152µVRMS noise floor. Use Value: Prevents audible noise injection into headphone outputs and preserves SNR in 24-bit audio playback paths. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-output LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6210B331MR-G | Single-output 3.3V LDO; 150mA; 250mV dropout; no multi-rail capability | Requires three separate ICs to match MIC5387-SGFYMT-TR's triple output, increasing footprint and BOM cost | Only suitable when design requires independent enable/control per rail or higher PSRR (>80dB) |
| Richtek RT9013-18PU5 | Single-output 1.8V LDO; 300mA; 250mV dropout; no integrated enable for multiple outputs | Lacks simultaneous dual-enable (EN2/3) and fixed 3.3V/1.5V rails - cannot replicate MIC5387-SGFYMT-TR's voltage set | Applicable only for single-rail replacement where 1.8V is sole requirement and space allows discrete implementation |
Compared with Torex XC6210B331MR-G and Richtek RT9013-18PU5, the MIC5387-SGFYMT-TR uniquely delivers three factory-set voltages in one package with shared enable logic, reducing PCB area by >70% and eliminating inter-rail timing mismatches inherent in discrete solutions.
Availability
MIC5387-SGFYMT-TR is available at Aetrix Electronics and suitable for mobile phones, digital cameras, and GPS/PDA systems requiring stable component supply with guaranteed long-term manufacturability and RoHS compliance.
Supply support for MIC5387-SGFYMT-TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Micrel Inc. was a U.S.-based semiconductor company specializing in analog and power management ICs before its acquisition by Microchip Technology in 2015; legacy Micrel products maintain full technical documentation and support through Microchip.
The MIC5387-SGFYMT-TR belongs to Micrel's ultra-compact LDO family designed specifically for portable electronics where board space, battery life, and multi-rail simplicity are critical constraints.
FAQ
What are the fixed output voltages of the MIC5387-SGFYMT-TR?
The MIC5387-SGFYMT-TR provides three fixed output voltages: 3.3V on OUT1 (Pin 6), 1.8V on OUT2 (Pin 5), and 1.5V on OUT3 (Pin 4). These values are factory-trimmed and non-adjustable. Each output is rated for 150mA continuous current, and the voltage tolerances are ±2% initial accuracy and ±3% over the full −40°C to +125°C operating junction temperature range. The MIC5387-SGFYMT-TR does not support external feedback or resistor programming.
Does the MIC5387-SGFYMT-TR support independent enable control for all three outputs?
No - the MIC5387-SGFYMT-TR has only one enable input: EN2/3 (Pin 3), which simultaneously controls OUT2 and OUT3. OUT1 (3.3V) has no enable function and remains active whenever VIN is ≥2.5V. This architecture simplifies power sequencing for systems where the 3.3V rail must stay on continuously (e.g., for real-time clocks or backup memory), while allowing dynamic shutdown of lower-voltage domains. The MIC5387-SGFYMT-TR's EN2/3 pin requires CMOS-compatible logic levels (VIL ≤ 0.2V, VIH ≥ 1.2V) and must never be left floating.
What capacitor types and values are required for stable operation of the MIC5387-SGFYMT-TR?
The MIC5387-SGFYMT-TR requires a minimum 1µF X5R or X7R ceramic capacitor from VIN to GND (Pin 2 to Pin 1), and 1µF X5R/X7R ceramic capacitors on each output (OUT1/OUT2/OUT3 to GND). Y5V and Z5U dielectrics are explicitly discouraged due to excessive capacitance loss over temperature. The MIC5387-SGFYMT-TR is internally compensated for these values - larger capacitors do not improve stability or transient response and may degrade startup behavior. All capacitors should be placed within 2mm of their respective pins.
Can the MIC5387-SGFYMT-TR operate with no load on any output?
Yes - the MIC5387-SGFYMT-TR maintains regulation and specified accuracy even with zero load current on any or all outputs. This "no-load stability" is confirmed in the datasheet and verified across temperature. It is especially valuable in applications like CMOS RAM keep-alive circuits, where one rail (e.g., 3.3V OUT1) may remain powered while others (1.8V/1.5V) are idle. Unlike many LDOs, the MIC5387-SGFYMT-TR does not require minimum load resistors or dummy loads to sustain regulation.
What thermal considerations apply to the MIC5387-SGFYMT-TR in high-current operation?
The MIC5387-SGFYMT-TR uses an exposed thermal pad (EP) that must be soldered to a solid copper ground plane to achieve its specified θJA = 92.4°C/W. At full 450mA total load (150mA × 3) with 3.3V input and 1.5V/1.8V/3.3V outputs, power dissipation reaches ~0.375W. Using the thermal equation TA(MAX) = TJ(MAX) − (PD × θJA), the maximum ambient temperature is ~90°C. Without proper EP grounding, thermal resistance increases significantly, risking premature thermal shutdown. The MIC5387-SGFYMT-TR includes internal thermal shutdown protection as a fail-safe.
MIC5387-SGFYMT-TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 6-UFDFN Exposed Pad, 6-TMLF®
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 3
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.5V, 1.8V, 3.3V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.38V @ 150mA, 0.38V @ 150mA, 0.31V @ 150mA
- Current - Output:
- 150mA, 150mA, 150mA
- Current - Quiescent (Iq):
- 40 µA
- Current - Supply (Max):
- 120 µA
- PSRR:
- 70dB ~ 60dB (1kHz ~ 10kHz), 70dB ~ 60dB (1kHz ~ 10kHz), -
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-TMLF® (1.6x1.6)
MIC5387-SGFYMT-TR FAQ
1.How can I place an order for MIC5387-SGFYMT-TR through Aetrix?
Please submit a Request for Quotation (RFQ) for MIC5387-SGFYMT-TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MIC5387-SGFYMT-TR reliable?
The price and inventory of MIC5387-SGFYMT-TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MIC5387-SGFYMT-TR is usually 5 days.
3.What payment methods are accepted for MIC5387-SGFYMT-TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MIC5387-SGFYMT-TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MIC5387-SGFYMT-TR?
MIC5387-SGFYMT-TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MIC5387-SGFYMT-TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MIC5387-SGFYMT-TR?
For technical support, including MIC5387-SGFYMT-TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MIC5387-SGFYMT-TR requirements.
6.How does Aetrix verify that MIC5387-SGFYMT-TR is sourced from the original manufacturer or authorized distributors?
All MIC5387-SGFYMT-TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MIC5387-SGFYMT-TR meets industry standards.
7.What is the process for return or replacement of MIC5387-SGFYMT-TR?
All MIC5387-SGFYMT-TR units undergo pre-shipment inspection (PSI). If there is an issue with MIC5387-SGFYMT-TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MIC5387-SGFYMT-TR part is unused and in its original packaging.
Return procedure for MIC5387-SGFYMT-TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MIC5387-SGFYMT-TR Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

