My Inquiry
My Account
Microchip Technology MIC5393-FMYMT-TR
- Part No.:
- MIC5393-FMYMT-TR
- Manufacturer:
- Microchip Technology
- Package:
- 6-UFDFN Exposed Pad
- Datasheet:
-
MIC5393-FMYMT-TR.pdf
- Description:
- IC REG LINEAR 1.5V/2.8V 6TDFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,558
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MIC5393-FMYMT-TR from Micrel is a dual-channel, high-PSRR low-dropout linear regulator delivering 150mA per channel with fixed 1.5V/2.8V outputs in a 6-pin 1.2mm × 1.2mm Thin DFN package. It features independent CMOS enable pins, ±2% output accuracy, 155mV dropout at full load, and integrated 25Ω auto-discharge circuitry for rapid output discharge during shutdown-optimized for camera DSP power supply in mobile phones.
For engineers reviewing the MIC5393-FMYMT-TR datasheet, MIC5393-FMYMT-TR pinout, MIC5393-FMYMT-TR application, or MIC5393-FMYMT-TR equivalent, key selection criteria include dual-rail voltage pairing, thermal performance in ultra-compact footprint, auto-discharge capability, PSRR >60dB at 1kHz, and stability with 1µF ceramic output capacitors.
Technical Context
The MIC5393-FMYMT-TR integrates two independent LDO regulators sharing a common input (VIN) and ground (GND), each with dedicated enable (EN1/EN2) and output (VOUT1/VOUT2) terminals. Its µCap architecture enables stable operation with only 1µF ceramic output capacitors per rail, eliminating need for bulk bypass capacitance.
Unlike the MIC5392 variant, the MIC5393-FMYMT-TR includes internal 25Ω NMOS discharge switches activated when EN1 or EN2 is logic-low, ensuring fast VOUT1/VOUT2 discharge to prevent floating rails or unintended biasing in multi-rail sequencing. Thermal shutdown and current-limit protection are implemented per channel.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage Pair | 1.5V / 2.8V - fixed dual-rail configuration enabling simultaneous powering of core logic and I/O or sensor analog sections. |
| Max Output Current | 150mA per channel - supports moderate-power image sensors, audio codecs, or baseband ICs without external pass devices. |
| Dropout Voltage | 155mV at 150mA - allows operation from 3.0V input to deliver 2.8V rail with <200mV headroom, critical for battery-powered systems. |
| PSRR | 60dB at 1kHz - suppresses switching noise from PMIC or DC-DC converters upstream, reducing need for additional filtering. |
| Quiescent Current | 32µA per LDO - enables always-on subsystems (e.g., camera standby) with minimal battery drain. |
| Auto-Discharge | 25Ω internal NMOS per output - discharges 1µF output caps in ~25µs, preventing latch-up or false wake-up in sequenced power domains. |
| Accuracy | ±2% initial, ±3% over –40°C to +125°C - ensures reliable voltage margining for 1.5V digital cores and 2.8V analog front-ends. |
Pinout & Package
Package: 6-pin 1.2mm × 1.2mm Thin DFN (MT), 0.4mm max height, exposed thermal pad (ePad) requiring PCB ground connection for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VOUT1 | Regulator 1 output | Delivers regulated 1.5V; requires ≥1µF ceramic capacitor to GND for stability and transient response. |
| VOUT2 | Regulator 2 output | Delivers regulated 2.8V; independently controllable; same capacitor requirement as VOUT1. |
| GND | Analog/digital ground reference | Common return path for both LDOs; must be low-impedance and tied to ePad for thermal management. |
| EN2 | Active-high enable for VOUT2 | Logic-high (>1.2V) enables 2.8V rail; logic-low (<0.2V) disables rail and activates 25Ω discharge path. |
| VIN | Input supply | Accepts 2.5–5.5V; requires ≥1µF ceramic capacitor to GND close to pin for high-frequency decoupling. |
| EN1 | Active-high enable for VOUT1 | Logic-high enables 1.5V rail; independent control allows staggered startup or selective shutdown. |
| ePad | Thermal and electrical ground | Exposed copper pad under package; must be soldered to solid GND plane for θJA = 173°C/W performance. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent enable inputs | EN1 and EN2 allow per-rail power gating-enabling flexible sequencing, dynamic voltage scaling, or fault isolation without external logic. |
| Auto-discharge circuitry | 25Ω NMOS per output actively pulls VOUT1/VOUT2 to GND when disabled-eliminating need for external bleed resistors in space-constrained camera modules. |
| Stable with 1µF ceramic capacitors | µCap design reduces BOM count and board area versus traditional LDOs requiring ≥10µF tantalum or aluminum electrolytic caps. |
| High PSRR >60dB at 1kHz | Rejects ripple from shared PMIC switchers, enabling clean analog supplies for image sensors without additional LC filters. |
| Low dropout at full load | 155mV dropout at 150mA allows use with Li-ion batteries down to 3.0V while maintaining 2.8V rail-extending usable battery range. |
Applications
| Smartphone Camera Module | Portable Audio Codec |
|---|---|
Use Scenario: Dual-rail power for CMOS image sensor (1.5V core) and analog front-end (2.8V I/O). IC Role / Device Role / Timing Role: Dual LDO providing isolated, low-noise, sequenced power rails with fast discharge to prevent sensor latch-up during mode transitions. Use Value: Eliminates need for discrete discharge resistors and external sequencing ICs-reducing component count by ≥3 parts and saving >0.8mm² PCB area. | Use Scenario: Powering stereo audio codec requiring separate 1.5V digital core and 2.8V analog supply in MP3 player. IC Role / Device Role / Timing Role: High-PSRR dual LDO suppressing switching noise from system PMIC to preserve SNR in audio DAC/ADC paths. Use Value: Achieves >95dB SNR without additional ferrite beads or LC filters-meeting Hi-Fi portable audio requirements in minimal footprint. |
| Tablet PC Baseband SoC | GPS/PDA RF Front-End |
Use Scenario: Supplying 1.5V processor core and 2.8V I/O interface for application processor in compact tablet. IC Role / Device Role / Timing Role: Dual LDO with independent enables supporting dynamic voltage/frequency scaling (DVFS) and deep-sleep states. Use Value: 32µA quiescent current per LDO enables sub-100µA system standby-extending battery life in always-connected tablets. | Use Scenario: Providing clean 2.8V LNA supply and 1.5V digital control voltage for GPS receiver module in handheld navigation device. IC Role / Device Role / Timing Role: Low-noise dual LDO rejecting noise from nearby Bluetooth/WiFi transceivers to maintain GPS sensitivity. Use Value: 60dB PSRR at 1kHz prevents degradation of GPS C/N₀ ratio-ensuring ≤2m position error under RF interference. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MIC5393-FMYMX-TR | Same 1.5V/2.8V outputs but in 1.2mm × 1.2mm Extra Thin DFN (MX) package (H ≤ 0.4mm vs MT's H ≤ 0.4mm-identical height spec; MX has thinner mold compound). | Identical electrical specs; MX variant optimized for ultra-low-profile assemblies where z-height is constrained to <0.4mm including solder joint. | Select MIC5393-FMYMX-TR when board stack-up requires minimum possible component height; otherwise FMYMT-TR offers identical performance in standard Thin DFN. |
| Torex XC6216D152MR-G | Single 150mA LDO (1.5V only); no second rail or auto-discharge; PSRR = 55dB @1kHz; 120mV dropout at 150mA. | Requires two separate ICs to replicate dual-rail function; lacks integrated discharge, increasing BOM and layout complexity. | Choose only if single-rail operation suffices and cost-per-rail is prioritized over integration; not suitable for camera module discharge-critical use cases. |
Compared with MIC5393-FMYMX-TR, the MIC5393-FMYMT-TR provides identical electrical performance in a mechanically interchangeable Thin DFN package, while the Torex XC6216D152MR-G requires duplication and external discharge circuitry-making MIC5393-FMYMT-TR superior for space-constrained dual-rail designs demanding fast rail collapse.
Availability
MIC5393-FMYMT-TR is available at Aetrix Electronics and suitable for smartphone camera modules, portable audio codecs, and tablet PC baseband SoC power applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for MIC5393-FMYMT-TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Micrel Inc. was a U.S.-based semiconductor company specializing in high-performance analog, power management, and timing solutions before its acquisition by Microchip Technology in 2015.
The MIC5393 series belongs to Micrel's µCap dual-LDO product line, engineered specifically for space-constrained portable electronics requiring dual-rail, low-noise, fast-discharge power regulation without external components.
FAQ
What output voltages does the MIC5393-FMYMT-TR provide?
The MIC5393-FMYMT-TR delivers fixed 1.5V on VOUT1 and 2.8V on VOUT2. These values are laser-trimmed during manufacturing and specified with ±2% initial accuracy across temperature and load. The marking code "FM" in MIC5393-FMYMT-TR explicitly denotes the 1.5V/2.8V output pair per Micrel's ordering information table.
Does the MIC5393-FMYMT-TR include auto-discharge functionality?
Yes, the MIC5393-FMYMT-TR includes integrated 25Ω NMOS auto-discharge switches on both VOUT1 and VOUT2. When EN1 or EN2 is driven low, the corresponding output is actively pulled to GND-discharging a 1µF capacitor in approximately 25µs. This feature is exclusive to the MIC5393 family and absent in MIC5392 variants.
What is the minimum output capacitor required for stability with the MIC5393-FMYMT-TR?
The MIC5393-FMYMT-TR requires a minimum 1µF ceramic capacitor on each output (VOUT1 and VOUT2) for guaranteed stability. X5R or X7R dielectrics are recommended; Y5V is not advised due to excessive capacitance loss over temperature. The µCap architecture eliminates need for larger or higher-ESR capacitors.
Can the MIC5393-FMYMT-TR operate from a 2.5V input supply?
Yes, the MIC5393-FMYMT-TR supports input voltages from 2.5V to 5.5V. However, with a 2.5V input, only the 1.5V output is viable (2.5V − 155mV dropout = 2.345V max headroom); the 2.8V output cannot regulate. For both rails to function, VIN must exceed 2.955V (2.8V + 155mV) under full 150mA load.
What thermal performance can be expected from the MIC5393-FMYMT-TR in a typical layout?
In a standard PCB layout with the ePad soldered to a 1cm² internal GND plane, the MIC5393-FMYMT-TR exhibits a junction-to-ambient thermal resistance (θJA) of 173°C/W. At 150mA per rail and 3.6V input, total power dissipation is ~0.21W, resulting in ~36°C junction-to-ambient rise-well within the –40°C to +125°C operating range.
MIC5393-FMYMT-TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 6-UFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 2
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.5V, 2.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.31V @ 150mA, 0.31V @ 150mA
- Current - Output:
- 150mA, 150mA
- Current - Quiescent (Iq):
- 45 µA
- Current - Supply (Max):
- 85 µA
- PSRR:
- 60dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-TDFN (1.2x1.2)
MIC5393-FMYMT-TR FAQ
1.How can I place an order for MIC5393-FMYMT-TR through Aetrix?
Please submit a Request for Quotation (RFQ) for MIC5393-FMYMT-TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MIC5393-FMYMT-TR reliable?
The price and inventory of MIC5393-FMYMT-TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MIC5393-FMYMT-TR is usually 5 days.
3.What payment methods are accepted for MIC5393-FMYMT-TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MIC5393-FMYMT-TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MIC5393-FMYMT-TR?
MIC5393-FMYMT-TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MIC5393-FMYMT-TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MIC5393-FMYMT-TR?
For technical support, including MIC5393-FMYMT-TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MIC5393-FMYMT-TR requirements.
6.How does Aetrix verify that MIC5393-FMYMT-TR is sourced from the original manufacturer or authorized distributors?
All MIC5393-FMYMT-TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MIC5393-FMYMT-TR meets industry standards.
7.What is the process for return or replacement of MIC5393-FMYMT-TR?
All MIC5393-FMYMT-TR units undergo pre-shipment inspection (PSI). If there is an issue with MIC5393-FMYMT-TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MIC5393-FMYMT-TR part is unused and in its original packaging.
Return procedure for MIC5393-FMYMT-TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MIC5393-FMYMT-TR Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
