NXP Semiconductors MIMX9322CVXXMAB
- Part No.:
- MIMX9322CVXXMAB
- Manufacturer:
- NXP Semiconductors
- Category:
- Microprocessors
- Package:
- -
- Datasheet:
-
MIMX9322CVXXMAB.pdf
- Description:
- MIMX9322CVXXMAB
- Quantity:
- Payment:

- Shipping:

Inventory:1,624
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MIMX9322CVXXMAB from NXP Semiconductors is a dual-core Arm® Cortex®-A55 applications processor operating at up to 1.7 GHz, integrated with an 8-bit/16-bit integer NPU for ML inference, a Cortex®-M33 real-time core (250 MHz), and industrial-grade (-40°C to +105°C) qualification. It supports parallel camera and display interfaces, single Gigabit Ethernet with TSN capability, USB 2.0, and LPDDR4X memory (3.2 GT/s) in a compact 9 × 9 mm FCBGA208 package - deployed in industrial HMI, energy metering, and touchless access control systems.
For engineers reviewing the MIMX9322CVXXMAB datasheet, MIMX9322CVXXMAB pinout, MIMX9322CVXXMAB application, or MIMX9322CVXXMAB equivalent, key selection criteria include its dual-A55+NPU architecture, industrial temperature rating, parallel interface support (not MIPI), single-GbE+TSN connectivity, and 9 mm × 9 mm FCBGA208 footprint for space-constrained embedded gateways and edge controllers.
Technical Context
The MIMX9322CVXXMAB implements a heterogeneous compute architecture: two Cortex-A55 cores (1.7 GHz, 64 KB L2 cache per core, 256 KB cluster L3 cache with ECC) coexist with a dedicated Cortex-M33 (250 MHz, 256 KB TCM, FPU/MPU/NVIC) for deterministic real-time tasks. Its NPU delivers fixed-point neural network acceleration optimized for 8-bit weights and RNN workloads.
Power management leverages domain partitioning with internal switches and a battery-backed security module (BBSM) enabling secure RTC and tamper detection. Connectivity includes one Gigabit Ethernet controller with IEEE 1588/AVB/TSN support, one USB 2.0 PHY, three uSDHC interfaces (eMMC 5.1/SDXC/SDIO), and eight LPUARTs - all routed through a centralized IOMUXC with GPIO interrupt capability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | Dual Arm Cortex-A55 @ 1.7 GHz - enables Linux-capable application processing with hardware virtualization support |
| NPU | 256 MACs @ 1.0 GHz, 2 OPS/MAC - accelerates 8-bit/16-bit integer RNN inference without offloading to external AI accelerator |
| Real-time Core | Arm Cortex-M33 @ 250 MHz with FPU, MPU, NVIC - handles time-critical I/O control, sensor fusion, and low-power monitoring independently of A55 |
| Memory Interface | 16-bit LPDDR4X/LPDDR4 with inline ECC, up to 2 GB address space, 3.2 GT/s data rate - ensures data integrity and bandwidth for industrial UI rendering and vision preprocessing |
| Display & Camera | Parallel RGB/YUV camera input and parallel RGB display output - eliminates MIPI PHY complexity and cost for legacy industrial panel and scanner integration |
| Networking | 1× Gigabit Ethernet with TSN, AVB, IEEE 1588 - enables deterministic timing for synchronized industrial control and time-aware gateway traffic shaping |
| Package | FCBGA208, 9 mm × 9 mm, 0.5 mm pitch - supports high-density PCB layouts in compact enclosures while maintaining thermal resistance of 23.5°C/W (RθJA) |
Pinout & Package
Package: 208-ball Fine-Pitch Chip Scale Ball Grid Array (FCBGA), 9 mm × 9 mm, 0.5 mm ball pitch, 0.8 mm maximum height. Thermal pad on underside requires solder paste stencil opening per JEDEC J-STD-020.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_SOC | Core power supply | 1.0 V ±3% supply for Cortex-A55/M33/NPU logic; requires low-noise regulation and local decoupling |
| NVCC_GPIO | GPIO I/O supply | Configurable 1.8 V / 3.3 V bank supply; sets voltage level for all associated GPIO pins |
| CLKIN1/CLKIN2 | External clock inputs | Accepts 24 MHz crystal or oscillator reference; CLKIN1 used for system clock, CLKIN2 optional for secondary domain |
| ONOFF | Power state control | Pull-to-ground initiates ON/OFF transitions or software-triggered power-down; timeout configurable via BBNSM_CTRL |
| POR_B | Power-on reset input | Active-low reset requiring external pull-up to NVCC_BBSM_1P8; must be synchronized with BBSM power rail sequencing |
| RTC_XTALI/O | Real-time clock oscillator | 32.768 kHz crystal interface with self-biasing amplifier; board parasitics must be minimized to ensure reliable startup |
Key Features
| Feature | Design Value |
|---|---|
| EdgeLock Secure Enclave | Hardware-isolated security domain with cryptographic acceleration, secure boot, and eFuse key storage - enforces root-of-trust for firmware updates and credential protection |
| Trusted Resource Domain Controller (TRDC) | 16 configurable memory/peripheral domains with dynamic access policy enforcement - enables robust partitioning between A55, M33, and peripheral subsystems |
| Unified Debug Trace | Shared CoreSight trace infrastructure across A55 and M33 cores with 4 KB ETF buffer - simplifies cross-domain firmware debugging and performance profiling |
| Flexible Power Domains | Independent gating of A55 cluster, M33, NPU, and I/O banks - allows selective power-down during idle states to meet industrial low-power requirements |
| Industrial Temperature Range | -40°C to +105°C junction operation - validated for continuous use in uncooled enclosures in factory automation and outdoor energy infrastructure |
Applications
| Industrial HMI | Energy Metering |
|---|---|
Use Scenario: Touch-based operator interface for PLC-controlled machinery with real-time status visualization and alarm logging. IC Role / Device Role / Timing Role: Main application processor running Linux-based UI stack, coordinating with M33 for analog sensor sampling and watchdog supervision. Use Value: Parallel RGB display interface drives 1280×800p60 panels without MIPI bridge IC; TSN-enabled Ethernet synchronizes with upstream control network for deterministic alarm forwarding. | Use Scenario: Smart electricity meter with waveform capture, tariff calculation, and secure remote firmware update over cellular backhaul. IC Role / Device Role / Timing Role: Dual-core SoC executing metering algorithms (A55) and isolated secure boot/update verification (M33 + EdgeLock). Use Value: On-chip SAR ADC (12-bit, 4-channel, 1 MS/s) directly digitizes current/voltage sensors; BBSM provides tamper-evident RTC and secure key storage for AES-256 encrypted firmware images. |
| Touchless Access Control | Industrial Vision Scanner |
Use Scenario: Facial recognition terminal at facility entry points using IR illumination and ambient light compensation. IC Role / Device Role / Timing Role: NPU-accelerated inference engine for face detection and embedding extraction; M33 manages biometric sensor triggers and secure match result handoff. Use Value: Parallel camera interface supports 2K-resolution CMOS image sensors at 200 MPixel/s pixel rate; integrated PXP performs real-time color space conversion and image scaling prior to NPU input. | Use Scenario: Barcode/QR code reader integrated into automated packaging line with motion-triggered capture and Ethernet reporting. IC Role / Device Role / Timing Role: Real-time image acquisition and decoding engine with deterministic response under variable conveyor speeds. Use Value: ISI supports programmable resolutions up to 2K and interlaced-to-progressive conversion for legacy line-scan sensors; LPUARTs interface with motor controllers and PLCs for trigger synchronization. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar applications processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MIMX9321CVXXMAB | Single Cortex-A55 core (1.7 GHz), same NPU, identical package and I/O | Limited to lighter Linux workloads; reduced multi-threaded throughput for concurrent UI + ML tasks | Select when application requires only one A55 core and lower sustained CPU load, preserving PCB layout and thermal design |
| MIMX9312CVXXMAB | No NPU, dual Cortex-A55 @ 1.7 GHz, same package and parallel interface set | Suitable for non-AI industrial control where ML inference is handled externally or omitted | Choose when neural network acceleration is unnecessary and cost reduction is prioritized over on-device AI capability |
Compared with MIMX9322CVXXMAB, MIMX9321CVXXMAB reduces core count but retains full NPU functionality for AI edge inference in smaller-footprint designs, while MIMX9312CVXXMAB removes the NPU entirely to serve deterministic real-time control applications without machine learning overhead.
Availability
MIMX9322CVXXMAB is available at Aetrix Electronics and suitable for industrial human-machine interface, energy metering, and touchless access control applications requiring stable component supply across extended product lifecycles.
Supply support for MIMX9322CVXXMAB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, IoT, and communication infrastructure markets.
The i.MX 93 family - including MIMX9322CVXXMAB - was designed for power-optimized, secure edge intelligence in industrial and building automation, delivering heterogeneous compute (A55+M33+NPU), TSN networking, and hardware-enforced security for mission-critical deployments.
FAQ
What is the maximum operating frequency of the Cortex-A55 cores in the MIMX9322CVXXMAB?
The MIMX9322CVXXMAB features two Arm Cortex-A55 application processor cores rated for operation up to 1.7 GHz. This frequency is guaranteed across the full industrial temperature range (-40°C to +105°C) and supported by the on-die PLLs and thermal management architecture documented in the i.MX 93 Applications Processors Data Sheet for Industrial Products (IMX93IEC). The MIMX9322CVXXMAB achieves this performance while maintaining power efficiency through dynamic voltage and frequency scaling (DVFS) controlled by the integrated power management unit.
Does the MIMX9322CVXXMAB include a Neural Processing Unit (NPU), and what precision does it support?
Yes, the MIMX9322CVXXMAB integrates a dedicated Neural Processing Unit (NPU) capable of 256 MAC operations per cycle at up to 1.0 GHz, delivering up to 512 GOPS peak performance. It is optimized for 8-bit integer and 16-bit integer RNN inference workloads, supporting 8-bit weight tensors and fixed-point activation quantization - as confirmed in Table 1 of the IMX93IEC datasheet. The MIMX9322CVXXMAB NPU operates independently of the A55 and M33 cores, enabling concurrent AI inference and application processing.
What display and camera interfaces are supported by the MIMX9322CVXXMAB?
The MIMX9322CVXXMAB supports parallel RGB/YUV camera input and parallel RGB display output - explicitly excluding MIPI CSI-2 and MIPI DSI interfaces per Table 2 of the IMX93IEC datasheet. It drives displays up to 1366×768p60 or 1280×800p60 via its LCDIF controller and accepts camera sensors with programmable resolutions up to 2K and pixel rates up to 200 MPixel/s. This parallel interface configuration simplifies design for cost-sensitive industrial panels and legacy scanner modules.
What Ethernet capabilities does the MIMX9322CVXXMAB provide, and is Time-Sensitive Networking (TSN) supported?
The MIMX9322CVXXMAB integrates two Gigabit Ethernet controllers, but only one is implemented in this variant - supporting IEEE 1588 Precision Time Protocol, Audio Video Bridging (AVB), and full Time-Sensitive Networking (TSN) features including time-aware shapers and frame preemption. This single TSN-capable Ethernet port enables deterministic packet scheduling for industrial control loops and synchronized gateway traffic, as specified in Section 1.1 and Table 2 of the IMX93IEC datasheet. The MIMX9322CVXXMAB does not include the second GbE controller found in higher-tier i.MX 93 variants.
What is the package type and thermal performance of the MIMX9322CVXXMAB?
The MIMX9322CVXXMAB uses a 208-ball Fine-Pitch Chip Scale Ball Grid Array (FCBGA) package measuring 9 mm × 9 mm with 0.5 mm ball pitch. Its thermal resistance is characterized as RθJA = 23.5°C/W (Junction-to-Ambient, JEDEC JESD51-9 2s2p board), RθJC = 5.2°C/W (Junction-to-Case), and ΨJT = 0.1°C/W (Junction-to-Top). These values are validated for industrial temperature operation and published in Table 12 of the IMX93IEC datasheet, confirming suitability for convection-cooled industrial enclosures.
MIMX9322CVXXMAB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- -
- Series:
- -
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- -
- Number of Cores/Bus Width:
- -
- Speed:
- -
- Co-Processors/DSP:
- -
- RAM Controllers:
- -
- Graphics Acceleration:
- -
- Display & Interface Controllers:
- -
- Ethernet:
- -
- SATA:
- -
- USB:
- -
- Voltage - I/O:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
- Additional Interfaces:
- -
MIMX9322CVXXMAB FAQ
1.How can I place an order for MIMX9322CVXXMAB through Aetrix?
Please submit a Request for Quotation (RFQ) for MIMX9322CVXXMAB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MIMX9322CVXXMAB reliable?
The price and inventory of MIMX9322CVXXMAB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MIMX9322CVXXMAB is usually 5 days.
3.What payment methods are accepted for MIMX9322CVXXMAB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MIMX9322CVXXMAB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MIMX9322CVXXMAB?
MIMX9322CVXXMAB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MIMX9322CVXXMAB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MIMX9322CVXXMAB?
For technical support, including MIMX9322CVXXMAB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MIMX9322CVXXMAB requirements.
6.How does Aetrix verify that MIMX9322CVXXMAB is sourced from the original manufacturer or authorized distributors?
All MIMX9322CVXXMAB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MIMX9322CVXXMAB meets industry standards.
7.What is the process for return or replacement of MIMX9322CVXXMAB?
All MIMX9322CVXXMAB units undergo pre-shipment inspection (PSI). If there is an issue with MIMX9322CVXXMAB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MIMX9322CVXXMAB part is unused and in its original packaging.
Return procedure for MIMX9322CVXXMAB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MIMX9322CVXXMAB Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

