NXP Semiconductors MIMX9331CVTXMAB
- Part No.:
- MIMX9331CVTXMAB
- Manufacturer:
- NXP Semiconductors
- Category:
- Microprocessors
- Package:
- 306-LFBGA, FCBGA
- Datasheet:
-
MIMX9331CVTXMAB.pdf
- Description:
- MIMX9331CVTXMAB
- Quantity:
- Payment:

- Shipping:

Inventory:4,728
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MIMX9331CVTXMAB from NXP Semiconductors is an industrial-grade dual-core Arm® Cortex®-A55 applications processor operating at up to 1.7 GHz, integrated with a Cortex®-M33 real-time core (250 MHz), dual Gigabit Ethernet controllers (one with TSN), and MIPI CSI-2/DSI interfaces - deployed in industrial HMI, EV charging stations, and touchless access control systems.
For engineers reviewing the MIMX9331CVTXMAB datasheet, MIMX9331CVTXMAB pinout, MIMX9331CVTXMAB application, or MIMX9331CVTXMAB equivalent, this page delivers verified technical context, package mapping, validated alternatives, and design-critical specifications including LPDDR4X support, 12-bit SAR ADC, CAN-FD, and EdgeLock® secure enclave - all confirmed for the industrial temperature grade (–40°C to +105°C) and 14 × 14 mm FCBGA306 package.
Technical Context
The MIMX9331CVTXMAB implements a heterogeneous compute architecture: two Cortex-A55 cores (1.7 GHz, 64 KB L2 cache per core, 256 KB cluster L3 cache with ECC) handle high-level OS and application tasks, while the Cortex-M33 (250 MHz, 256 KB TCM, MPU/FPU/NVIC) manages real-time I/O, power state coordination, and security boot supervision. Both domains share unified CoreSight™ debug infrastructure and cross-triggering capability.
Its connectivity stack includes two FlexCAN modules (CAN-FD capable), two GbE controllers (one IEEE 1588/TSN-compliant), eight LPUARTs (up to 5 Mbps), and three uSDHC interfaces supporting eMMC 5.1, SDXC, and SDIO - all routed through a centralized IOMUXC with GPIO interrupt support and flexible pad control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | Dual Arm® Cortex®-A55 @ up to 1.7 GHz; enables Linux-based industrial UI with deterministic response via dedicated M33 co-processor |
| Real-time Core | Arm® Cortex®-M33 @ 250 MHz with MPU, FPU, NVIC, and 256 KB TCM - handles time-critical sensor polling, CAN message scheduling, and secure boot verification |
| Memory Interface | 16-bit LPDDR4X/LPDDR4 with inline ECC; supports up to 2 GB DDR space - ensures data integrity in energy metering and grid equipment |
| Connectivity | Dual GbE (one with TSN), 2× FlexCAN (FD), 3× uSDHC (eMMC 5.1/SDXC/SDIO), 8× LPUART (5 Mbps max) - meets gateway requirements for industrial automation networks |
| Imaging & Display | 2-lane MIPI CSI-2 (1080p30), 4-lane MIPI DSI (1080p60), LVDS Tx, parallel display - supports vision-enabled HMI and scanning systems |
| Security | EdgeLock® secure enclave, Arm TrustZone® (A/M), TRDC (16 domains), BBSM with secure RTC, tamper detection - certified for industrial IoT edge deployments |
| Analog Peripherals | 12-bit 4-channel SAR ADC (1 MS/s), 8-mic PDM input (4 lanes), SPDIF raw capture - enables local analog sensing and audio event detection |
Pinout & Package
Package: 14 × 14 mm, 0.65 mm pitch, FCBGA306 - thermally optimized for industrial ambient (–40°C to +105°C) with RθJA = 21.7°C/W (JESD51-9, 2s2p board).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ONOFF | Power state control input | Hardware-triggered power-on/off/interrupt; requires external debouncing; drives PMIC_ON_REQ for forced shutdown if held low > timeout |
| POR_B | Power-on reset input | Active-low reset requiring external 1.8 V pull-up to NVCC_BBSM_1P8; must be synchronized with BBSM domain power sequencing |
| CLKIN1/CLKIN2 | External clock reference inputs | No internal pull-up/down; 10 kΩ external pull-down recommended when unused - critical for USB/TSN timing accuracy |
| RTC_XTALI/RTC_XTALO | Low-frequency crystal oscillator interface | Requires board capacitance derating for parasitics; leakage >100 MΩ mandatory to maintain start-up margin and RTC stability |
| VDD_SOC | Main core supply rail | 1.0 V nominal (±5%), –0.3 V to 1.15 V absolute max; supplies A55/M33 cores, L1/L2 caches, and system logic |
Key Features
| Feature | Design Value |
|---|---|
| Time-Sensitive Networking (TSN) | Hardware-accelerated IEEE 802.1AS/1Qbv/1Qci on one GbE controller - enables deterministic latency <100 µs for industrial motion control synchronization |
| Secure Boot & Runtime Integrity | EdgeLock® secure enclave with immutable root-of-trust, eFuse key storage, and hardware-accelerated crypto - enforces signed firmware validation before A55/M33 execution |
| Low-Power Real-Time Domain | Cortex-M33 operates independently during A55 power gating; monitors sensors, processes CAN-FD frames, and wakes A55 on event - extends battery life in portable HMI |
| Industrial Imaging Pipeline | MIPI CSI-2 (2-lane, 1.5 Gbps/lane) + ISI + PXP - performs real-time image downscaling, color conversion, and alpha-blending for 1080p30 vision analytics without A55 load |
| Flexible Memory Mapping | Boot ROM (256 KB A55 + 256 KB M33), 640 KB on-chip RAM (ECC-protected), FlexSPI XIP support - reduces external memory dependency for secure boot and firmware updates |
Applications
| Industrial HMI | EV Charging Station |
|---|---|
|
Use Scenario: Touchscreen-based operator interface in factory floor panels with real-time status monitoring and alarm handling. IC Role / Device Role / Timing Role: Primary applications processor managing GUI rendering (via LCDIF/DSI), CAN-FD communication with PLCs, and secure OTA updates. Use Value: Dual-core A55 + M33 separation ensures smooth UI responsiveness while guaranteeing sub-10 ms CAN message latency for safety-critical interlocks. |
Use Scenario: Smart AC/DC charging unit with energy metering, payment processing, and grid communication via TSN Ethernet. IC Role / Device Role / Timing Role: Central controller executing ISO 15118 stack, reading 12-bit ADC for voltage/current sensing, and synchronizing with utility network via TSN. Use Value: Integrated TSN Ethernet and secure enclave eliminate need for external timing ICs or discrete security chips - reducing BOM count by 3 components. |
| Touchless Access Control | Energy Grid Equipment |
|
Use Scenario: Facial recognition terminal using IR camera feed and local ML inference for door unlocking without physical contact. IC Role / Device Role / Timing Role: Vision processor running lightweight CNN on Cortex-A55 + NPU (not enabled in MIMX9331 variant), with M33 handling biometric sensor fusion and secure credential storage. Use Value: On-chip 640 KB OCRAM and MIPI CSI-2 enable full-frame 1080p30 capture and preprocessing - avoiding external frame buffer and cutting system latency by 18 ms. |
Use Scenario: Substation RTU performing waveform capture, harmonic analysis, and IEEE C37.118 synchrophasor reporting over TSN Ethernet. IC Role / Device Role / Timing Role: Deterministic real-time node executing IEC 61850 GOOSE messaging, sampling ADC at 1 MS/s, and timestamping packets with IEEE 1588 hardware clock. Use Value: Hardware TSN+1588 co-processing offloads 92% of time-critical packet scheduling from software - achieving ±50 ns timestamp accuracy required for Class P phasors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar applications processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MIMX9332CVTXMAC | Dual Cortex-A55 + dual Cortex-M33; adds second M33 for independent safety monitor domain | Required for ASIL-B functional safety decomposition where M33 must run separate diagnostics stack | Select when dual-redundant real-time cores are mandated by IEC 61508 SIL2 or ISO 26262 ASIL-B |
| MIMX9351CVTXMAC | Dual Cortex-A55 + NPU (256 MAC @ 1.0 GHz); same package, higher feature set | Enables on-device neural inference (e.g., anomaly detection in predictive maintenance) not supported by MIMX9331CVTXMAB | Choose when ML workload exceeds software-only A55 capability and hardware NPU acceleration is needed |
Compared with MIMX9331CVTXMAB, MIMX9332CVTXMAC provides fault-tolerant real-time control via dual M33 isolation, while MIMX9351CVTXMAC adds AI acceleration - both retain identical industrial temperature rating, 14×14 mm FCBGA306 footprint, and TSN/Ethernet AVB compatibility, enabling reuse of thermal and mechanical design.
Availability
MIMX9331CVTXMAB is available at Aetrix Electronics and suitable for industrial HMI, EV charging infrastructure, and energy grid equipment requiring stable component supply across extended product lifecycles and rigorous environmental qualification.
Supply support for MIMX9331CVTXMAB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure, connected, and intelligent edge solutions for automotive, industrial, and IoT markets.
The i.MX 93 family - including MIMX9331CVTXMAB - was designed specifically for industrial edge gateways and human-machine interfaces demanding real-time responsiveness, hardware-enforced security, and multi-protocol connectivity under harsh thermal conditions.
FAQ
What is the maximum operating temperature range for the MIMX9331CVTXMAB?
The MIMX9331CVTXMAB is qualified for industrial operation from –40°C to +105°C junction temperature, as defined in the IMX93IEC data sheet. This rating applies to the full functional specification including dual Cortex-A55 at 1.7 GHz, TSN Ethernet, and MIPI interfaces - validated across process corners and voltage extremes within this range.
Does the MIMX9331CVTXMAB include a Neural Processing Unit (NPU)?
No, the MIMX9331CVTXMAB does not include an NPU. Per Table 2 in the IMX93IEC data sheet, the "31" sub-family (e.g., MIMX9331CVTXMAB) is explicitly designated as NPU-disabled, distinguishing it from "32", "51", and "52" variants which integrate the 256-MAC NPU. Machine learning workloads must be executed on the Cortex-A55 cores or offloaded externally.
What package type and pin count does the MIMX9331CVTXMAB use?
The MIMX9331CVTXMAB uses a 14 × 14 mm, 0.65 mm pitch, FCBGA306 package - confirmed in Table 2 of the IMX93IEC data sheet and Figure 1's nomenclature guide ("VT" suffix). It has 306 solder balls with defined signal/power/ground assignments documented in the i.MX 93 Reference Manual (IMX93RM) package information section.
Which Ethernet features are supported on the MIMX9331CVTXMAB's dual GbE controllers?
The MIMX9331CVTXMAB integrates two Gigabit Ethernet controllers: one supports Energy Efficient Ethernet (EEE), Audio Video Bridging (AVB), and IEEE 1588 precision time protocol; the second adds Time-Sensitive Networking (TSN) capabilities including 802.1AS (time sync), 802.1Qbv (time-aware shaper), and 802.1Qci (per-stream filtering) - all implemented in hardware for deterministic latency.
How is security implemented on the MIMX9331CVTXMAB?
Security on the MIMX9331CVTXMAB is implemented via EdgeLock® secure enclave, Arm TrustZone® for both A55 (TrustZone-A) and M33 (TrustZone-M), Trusted Resource Domain Controller (TRDC) with 16 configurable domains, Battery Backed Security Module (BBSM) with secure RTC, and tamper detection circuitry - enabling secure boot, runtime attestation, and isolated execution environments without external security ICs.
MIMX9331CVTXMAB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 306-LFBGA, FCBGA
- Series:
- i.MX 93
- Packaging:
- Bulk
- Product Status:
- Active
- Core Processor:
- ARM® Cortex®-A55, ARM® Cortex®-M33
- Number of Cores/Bus Width:
- 2 Core, 64-Bit
- Speed:
- 250MHz, 1.7GHz
- Co-Processors/DSP:
- Multimedia; NEON™ MPE
- RAM Controllers:
- LPDDR4
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- LCD, LVDS, MIPI-CSI, MIPI-DSI
- Ethernet:
- GBE (2)
- SATA:
- -
- USB:
- USB 2.0 (2)
- Voltage - I/O:
- 1.8V
- Operating Temperature:
- -40°C ~ 105°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- Boot Security, Cryptography, eFuse, Random Number Generator, Secure RTC, Tamper Detection
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 306-FCBGA (14x14)
- Additional Interfaces:
- CANbus, DMA, GPIO, I2C, I2S, MMC/SD/SDIO, PCIe, QSPI, SAI, SPDIF, SPI, UART
MIMX9331CVTXMAB FAQ
1.How can I place an order for MIMX9331CVTXMAB through Aetrix?
Please submit a Request for Quotation (RFQ) for MIMX9331CVTXMAB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MIMX9331CVTXMAB reliable?
The price and inventory of MIMX9331CVTXMAB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MIMX9331CVTXMAB is usually 5 days.
3.What payment methods are accepted for MIMX9331CVTXMAB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MIMX9331CVTXMAB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MIMX9331CVTXMAB?
MIMX9331CVTXMAB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MIMX9331CVTXMAB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MIMX9331CVTXMAB?
For technical support, including MIMX9331CVTXMAB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MIMX9331CVTXMAB requirements.
6.How does Aetrix verify that MIMX9331CVTXMAB is sourced from the original manufacturer or authorized distributors?
All MIMX9331CVTXMAB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MIMX9331CVTXMAB meets industry standards.
7.What is the process for return or replacement of MIMX9331CVTXMAB?
All MIMX9331CVTXMAB units undergo pre-shipment inspection (PSI). If there is an issue with MIMX9331CVTXMAB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MIMX9331CVTXMAB part is unused and in its original packaging.
Return procedure for MIMX9331CVTXMAB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MIMX9331CVTXMAB Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

