NXP Semiconductors MIMX9352AVTYMAB
- Part No.:
- MIMX9352AVTYMAB
- Manufacturer:
- NXP Semiconductors
- Category:
- Microprocessors
- Package:
- 306-LFBGA, FCBGA
- Datasheet:
-
MIMX9352AVTYMAB.pdf
- Description:
- MIMX9352AVTYMAB
- Quantity:
- Payment:

- Shipping:

Inventory:2,534
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MIMX9352AVTYMAB from NXP Semiconductors is an automotive-qualified dual-core Arm® Cortex®-A55 applications processor operating up to 1.7 GHz, integrated with a 256-MAC Neural Processing Unit (NPU) and a real-time Arm® Cortex®-M33 core running at 250 MHz. It supports LPDDR4X/LPDDR4 with inline ECC, dual Gigabit Ethernet (one with TSN), CAN-FD, MIPI CSI-2/DSI, and is designed for driver monitoring systems and cost-optimized automotive gateways.
For engineers reviewing the MIMX9352AVTYMAB datasheet, MIMX9352AVTYMAB pinout, MIMX9352AVTYMAB application, or MIMX9352AVTYMAB equivalent, key selection criteria include its AEC-Q100 Grade 2 qualification (-40°C to +125°C), NPU enablement status, 14×14 mm FCBGA306 package, and support for Time-Sensitive Networking and CAN-FD in safety-critical automotive edge compute.
Technical Context
The MIMX9352AVTYMAB implements a heterogeneous compute architecture: dual Cortex-A55 cores handle high-level OS tasks and multimedia processing, while the Cortex-M33 manages real-time control, low-power monitoring, and secure boot coordination. Its NPU operates at 1.0 GHz with 2 OPS/MAC, targeting 8-bit/16-bit integer RNN inference.
System-level connectivity includes two independent Gigabit Ethernet controllers-one compliant with IEEE 802.1AS/TSN-and two FlexCAN modules supporting CAN-FD. Memory subsystem features a 256 KB cluster L3 cache with ECC, 640 KB on-chip RAM, and a 16-bit DRAM interface supporting up to 2 GB LPDDR4X with inline ECC.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | Dual Arm® Cortex®-A55 @ up to 1.7 GHz; enables Linux-based HMI and gateway software stacks |
| NPU | 256-MAC @ 1.0 GHz, 2 OPS/MAC; accelerates 8-bit/16-bit integer neural network inference for DMS vision workloads |
| Real-time Core | Arm® Cortex®-M33 @ 250 MHz with FPU, MPU, and 256 KB TCM; handles ASIL-B–capable safety monitors and power domain control |
| Memory Interface | 16-bit LPDDR4X/LPDDR4 with inline ECC; supports up to 2 GB density and meets automotive data integrity requirements |
| Connectivity | Dual GbE (one with TSN), 2× CAN-FD, 2× USB 2.0, 2× I3C, 8× LPUART; enables multi-protocol vehicle networking and OTA update paths |
| Imaging & Display | 2-lane MIPI CSI-2 (up to 1080p30), 4-lane MIPI DSI (up to 1080p60), LCDIF controller; supports camera input and high-resolution display output |
| Security | EdgeLock® secure enclave, Arm TrustZone-A/M, TRDC with 16 domains, BBSM with secure RTC; satisfies ISO 21434 and UNECE R155 compliance needs |
Pinout & Package
The MIMX9352AVTYMAB is housed in a 14 mm × 14 mm, 0.65 mm pitch, 306-ball Fine-Pitch Chip Array Ball Grid Array (FCBGA) package optimized for automotive thermal and mechanical reliability. Pin assignments follow the i.MX 93 reference layout per IMX93RM; ball map includes dedicated power domains (VDD_SOC, NVCC_GPIO, VDDQ_DDR), high-speed differential pairs (MIPI, LVDS, USB), and functional groups (CAN, Ethernet, SDIO).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ONOFF | Power state control input | Hardware-triggered ON/OFF transition and forced shutdown via configurable timeout; integrates with vehicle ignition logic |
| POR_B | Power-on reset input | External pull-up required; initiates full system reset sequence upon valid power rail stabilization |
| CLKIN1/CLKIN2 | External clock inputs | Accepts 24 MHz crystal or oscillator reference; CLKIN1 used for system clock, CLKIN2 optional for secondary domain |
| RTC_XTALI/RTC_XTALO | Real-time clock oscillator interface | Supports 32.768 kHz crystal; enables battery-backed timekeeping and alarm wake-up in deep-sleep modes |
| VDD_SOC | Main SoC core supply | 0.61–0.95 V programmable range; voltage scaling enables dynamic power/performance tuning across operating modes |
Key Features
| Feature | Design Value |
|---|---|
| Automotive Qualification | AEC-Q100 Grade 2 qualified (-40°C to +125°C junction); validated for under-hood and cockpit environments |
| Heterogeneous Compute | Simultaneous A55 (Linux-capable) and M33 (real-time RTOS) execution; eliminates need for discrete microcontroller in gateway designs |
| TSN-Equipped Ethernet | One GbE port supports IEEE 802.1AS timestamping and 802.1Qbv time-aware shaping; enables deterministic sensor fusion and actuator control |
| Secure Boot Chain | ROM-based boot with EdgeLock®-managed key storage, eFuse provisioning, and hardware-accelerated crypto; prevents unauthorized firmware execution |
| Camera Interface | MIPI CSI-2 v1.3 compliant (2-lane, up to 1.5 Gbps/lane); supports direct connection to automotive-grade image sensors without bridge ICs |
Applications
| Driver Monitoring System (DMS) | Cost-Optimized Automotive Gateway |
|---|---|
Use Scenario: Real-time analysis of driver facial landmarks, eye closure, and head pose using infrared camera input. IC Role / Device Role / Timing Role: MIMX9352AVTYMAB serves as the primary vision inference engine and system orchestrator, coordinating camera capture, NPU acceleration, and CAN-FD alert transmission. Use Value: Enables sub-100 ms end-to-end latency for drowsiness detection while meeting ASIL-B functional safety requirements via Cortex-M33 supervision. | Use Scenario: Aggregation and routing of signals between CAN, Ethernet, and LIN domains in entry-level EVs or ADAS ECUs. IC Role / Device Role / Timing Role: MIMX9352AVTYMAB acts as the central protocol translator and firewall, managing secure OTA updates over Ethernet and diagnostics over CAN-FD. Use Value: Reduces BOM count by integrating dual GbE, dual CAN-FD, and security enclave-eliminating need for external switch or security MCU. |
| Smart Cockpit Infotainment | Industrial Vehicle Telematics |
Use Scenario: Concurrent rendering of navigation UI, voice assistant response, and rear-seat video playback in compact dashboard displays. IC Role / Device Role / Timing Role: MIMX9352AVTYMAB executes Linux-based infotainment stack on A55 cores while M33 handles audio DSP offload and touch interrupt handling. Use Value: Delivers 1080p60 MIPI DSI output and 7-channel I2S TDM audio with <5 ms audio-video sync jitter. | Use Scenario: Remote diagnostics, GPS logging, and fleet health monitoring in construction, agricultural, and municipal vehicles operating in harsh environments. IC Role / Device Role / Timing Role: MIMX9352AVTYMAB functions as the ruggedized edge node, interfacing with GNSS modules, cellular modems, and CAN bus sensors. Use Value: Leverages AEC-Q100 qualification and extended temperature operation to ensure >10-year field reliability without derating. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive applications processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MIMX9352AVTXMBC | NPU enabled; identical package, speed, and temperature grade; differs only in fuse configuration (GDET enabled) | Same DMS/gateway use cases but with full NPU functionality unlocked out-of-box | Select MIMX9352AVTXMBC if NPU acceleration is required immediately; MIMX9352AVTYMAB may require post-silicon enablement |
| S32G399A | Quad Cortex-A53 + dual Cortex-M7; no integrated NPU; supports ASIL-D via lockstep; different memory interface (DDR4) | Better suited for high-integrity gateway functions requiring ASIL-D decomposition, but lacks ML acceleration for vision | Choose S32G399A when functional safety certification exceeds ASIL-B or when DDR4 memory bandwidth is mandatory |
Compared with MIMX9352AVTYMAB, MIMX9352AVTXMBC offers immediate NPU access without fuse programming, while S32G399A provides higher ASIL coverage at the expense of ML inference capability and increased power consumption.
Availability
MIMX9352AVTYMAB is available at Aetrix Electronics and suitable for automotive driver monitoring systems, cost-optimized gateways, and smart cockpit infotainment requiring stable component supply across extended product lifecycles.
Supply support for MIMX9352AVTYMAB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with leadership in radar, secure MCUs, and edge AI processors.
The i.MX 93 family-including MIMX9352AVTYMAB-is engineered for power-efficient, safety-aware automotive edge computing, targeting vision-based ADAS, centralized gateways, and next-generation digital cockpits with integrated ML acceleration.
FAQ
What is the temperature grade and qualification status of MIMX9352AVTYMAB?
MIMX9352AVTYMAB is rated for automotive junction temperature range of –40°C to +125°C and is AEC-Q100 Grade 2 qualified. This qualification ensures reliability in under-hood and cockpit environments, including thermal cycling, humidity, and vibration stress testing per automotive standards. The part number suffix "A" explicitly denotes automotive qualification per NXP's i.MX 93 nomenclature.
Does MIMX9352AVTYMAB include an enabled Neural Processing Unit (NPU)?
MIMX9352AVTYMAB has NPU hardware present but disabled at factory default; it requires fuse programming (GDET enable) to activate. The related part MIMX9352AVTXMBC ships with NPU enabled. NPU performance is 256 MACs @ 1.0 GHz with 2 OPS/MAC, optimized for 8-bit/16-bit integer RNN inference used in driver monitoring workloads.
What package type and ball count does MIMX9352AVTYMAB use?
MIMX9352AVTYMAB uses a 14 mm × 14 mm, 0.65 mm pitch, 306-ball Fine-Pitch Chip Array Ball Grid Array (FCBGA) package. This package is thermally optimized for automotive applications, with documented RθJA = 21.7°C/W and RθJC = 5.4°C/W on JEDEC-standard test boards, enabling robust thermal management in compact ECU designs.
Which Ethernet features are supported by MIMX9352AVTYMAB?
MIMX9352AVTYMAB integrates two independent Gigabit Ethernet controllers: one supports Energy Efficient Ethernet (EEE), AVB, and IEEE 1588; the other adds Time-Sensitive Networking (TSN) capabilities including IEEE 802.1AS timestamping and 802.1Qbv time-aware shaping. Both controllers operate simultaneously and support full-duplex 1000BASE-T operation.
What security features are integrated into MIMX9352AVTYMAB?
MIMX9352AVTYMAB includes EdgeLock® secure enclave, Arm TrustZone-A and TrustZone-M, Trusted Resource Domain Controller (TRDC) with 16 domains, Battery Backed Security Module (BBSM) with secure RTC, and hardware-accelerated crypto engines. These features collectively support secure boot, runtime attestation, encrypted storage, and isolation of safety-critical firmware from general-purpose software.
MIMX9352AVTYMAB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 306-LFBGA, FCBGA
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Core Processor:
- -
- Number of Cores/Bus Width:
- -
- Speed:
- -
- Co-Processors/DSP:
- -
- RAM Controllers:
- -
- Graphics Acceleration:
- -
- Display & Interface Controllers:
- -
- Ethernet:
- -
- SATA:
- -
- USB:
- -
- Voltage - I/O:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 306-FCBGA (14x14)
- Additional Interfaces:
- -
MIMX9352AVTYMAB FAQ
1.How can I place an order for MIMX9352AVTYMAB through Aetrix?
Please submit a Request for Quotation (RFQ) for MIMX9352AVTYMAB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MIMX9352AVTYMAB reliable?
The price and inventory of MIMX9352AVTYMAB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MIMX9352AVTYMAB is usually 5 days.
3.What payment methods are accepted for MIMX9352AVTYMAB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MIMX9352AVTYMAB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MIMX9352AVTYMAB?
MIMX9352AVTYMAB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MIMX9352AVTYMAB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MIMX9352AVTYMAB?
For technical support, including MIMX9352AVTYMAB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MIMX9352AVTYMAB requirements.
6.How does Aetrix verify that MIMX9352AVTYMAB is sourced from the original manufacturer or authorized distributors?
All MIMX9352AVTYMAB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MIMX9352AVTYMAB meets industry standards.
7.What is the process for return or replacement of MIMX9352AVTYMAB?
All MIMX9352AVTYMAB units undergo pre-shipment inspection (PSI). If there is an issue with MIMX9352AVTYMAB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MIMX9352AVTYMAB part is unused and in its original packaging.
Return procedure for MIMX9352AVTYMAB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MIMX9352AVTYMAB Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

