NXP Semiconductors MIMXRT1011DAE5AR
- Part No.:
- MIMXRT1011DAE5AR
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
MIMXRT1011DAE5AR.pdf
- Description:
- IC MCU 32BIT 64KB ROM 80LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:997
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MIMXRT1011DAE5AR from NXP Semiconductors is an Arm® Cortex®-M7-based crossover processor operating at 500 MHz, featuring 128 KB on-chip RAM (configurable as TCM or OCRAM), integrated DCDC/LDO power management, and dual SAI audio interfaces. It supports USB 2.0 OTG with PHY, Quad SPI Flash with on-the-fly AES decryption, and real-time motor control via FlexPWM - deployed in industrial HMI and smart home appliance controllers.
For engineers reviewing the MIMXRT1011DAE5AR datasheet, MIMXRT1011DAE5AR pinout, MIMXRT1011DAE5AR application, or MIMXRT1011DAE5AR equivalent, key selection criteria include its 80-pin LQFP package, consumer-grade 0–95°C junction temperature range, 500 MHz deterministic real-time performance, and hardware-accelerated security features including HAB, DCP (AES-128/SHA-256), and OTFAD.
Technical Context
The MIMXRT1011DAE5AR implements a single Arm Cortex-M7 core with 16 KB I-cache, 8 KB D-cache, and VFPv5 FPU, enabling deterministic real-time execution without Linux overhead. Its memory subsystem integrates 64 KB boot ROM, 128 KB FlexRAM (partitionable into I-TCM/D-TCM/OCRAM), and FlexSPI supporting XIP from encrypted Quad SPI flash.
Peripherals are organized around centralized IOMUXC for pin multiplexing, with dedicated modules including two GPT timers (32-bit, capture/compare), four WDOG instances, SPDIF Tx/Rx, MQS for GPIO-based audio, and a 12-bit ADC with external trigger control (ADC_ETC). Power is managed by on-die DCDC (0.9–1.3 V output) and SNVS domain for secure RTC.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 @ 500 MHz - delivers deterministic real-time response without OS latency. |
| On-chip RAM | 128 KB FlexRAM - configurable in 32 KB granules as I-TCM, D-TCM, or general-purpose OCRAM. |
| Security Acceleration | HAB + DCP (AES-128 ECB/CBC, SHA-256) + OTFAD - enables secure boot and encrypted flash execution. |
| Audio Interfaces | SAI x2 (I2S/AC97/TDM), SPDIF Tx/Rx, MQS - supports multi-channel audio I/O without external codecs. |
| Power Management | Integrated DCDC (0.9–1.3 V output) + LDOs - eliminates external PMIC, simplifies power sequencing. |
| Connectivity | USB 2.0 OTG (with PHY), UART x4, I2C x2, SPI x2, FlexIO - enables direct peripheral integration in cost-sensitive designs. |
| Analog Peripherals | 12-bit ADC (15-channel), temperature sensor, RTC oscillator input - provides sensor fusion and system monitoring. |
Pinout & Package
80-pin LQFP package, 12 × 12 mm body, 0.5 mm pitch, RoHS-compliant plastic encapsulation. Pin assignments follow NXP's i.MX RT1010 Reference Manual (IMXRT1010RM) and datasheet Section 6.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| XTALI / XTALO | 24 MHz crystal oscillator inputs | Primary system clock source; required for USB timing compliance and SDK operation. |
| RTC_XTALI / RTC_XTALO | 32.768 kHz RTC oscillator inputs | Enables secure RTC in SNVS domain; optional if internal ring oscillator suffices. |
| DCDC_IN / DCDC_PSWITCH | DCDC input supply and enable control | DCDC_IN powers core logic; DCDC_PSWITCH must be asserted ≥1 ms after DCDC_IN rise to enable regulator. |
| USB_OTG1_DP / USB_OTG1_DN | Differential USB 2.0 data lines | Integrated HS PHY eliminates need for external transceiver; supports host/peripheral mode. |
| JTAG_TCK / TMS / TDI / TDO | JTAG debug interface signals | 5-pin SWD is default; JTAG_MOD tied to GND enables standard SW debug chain with all TAPs. |
| POR_B | Active-low cold reset input | Hardware reset independent of internal POR; used for system-level recovery and safe power sequencing. |
Key Features
| Feature | Design Value |
|---|---|
| Floating Point Unit (VFPv5) | Hardware-accelerated single-precision math enables real-time motor control algorithms without software emulation overhead. |
| FlexPWM with fault channels | Four submodules support 16-bit resolution PWM generation and hardware fault shutdown - critical for BLDC inverter safety. |
| Secure Non-Volatile Storage (SNVS) | Contains tamper-resistant RTC, zeroizable master key (ZMK), and secure state machine - meets basic secure boot requirements. |
| Enhanced DMA (eDMA) | 16-channel engine with 128-source muxing offloads CPU from high-bandwidth transfers (e.g., SAI audio buffers, FlexSPI reads). |
| Medium Quality Sound (MQS) | Generates stereo PWM audio directly on two GPIO pins - eliminates DAC and codec components in low-fidelity audio applications. |
Applications
| Industrial HMI | Smart Home Appliance Controller |
|---|---|
Use Scenario: Touch-enabled display panel with local voice prompt and motor feedback in factory automation panels. IC Role / Device Role / Timing Role: Real-time UI rendering engine and motor control coordinator; executes closed-loop PID at 10 kHz using FlexPWM and GPT timers. Use Value: Integrated DCDC and 128 KB TCM eliminate external power ICs and reduce BOM count while guaranteeing deterministic interrupt latency under load. |
Use Scenario: Washing machine main controller managing water valves, drum motor, temperature sensing, and BLE connectivity. IC Role / Device Role / Timing Role: Central application processor handling sensor acquisition (ADC), motor drive (FlexPWM), and wireless coexistence (UART-to-BLE module). Use Value: Hardware AES and HAB ensure firmware integrity during OTA updates; MQS enables audible status tones without external audio IC. |
| Audio Gateway for IoT | Motor Control Edge Node |
Use Scenario: Voice-controlled smart speaker hub aggregating audio from multiple microphones and streaming to cloud via Wi-Fi module. IC Role / Device Role / Timing Role: Audio preprocessing node with SAI-driven I2S microphone array input and SPDIF output to amplifier. Use Value: Dual SAI modules support simultaneous full-duplex capture/playback; on-chip RAM allocation avoids external SRAM for audio buffering. |
Use Scenario: Brushless DC motor driver in cordless power tools requiring fast overcurrent protection and commutation timing. IC Role / Device Role / Timing Role: Real-time commutation controller with ADC sampling, PWM generation, and hardware fault detection via FlexPWM fault channels. Use Value: Sub-microsecond interrupt latency from GPT capture events ensures precise rotor position tracking; integrated temperature sensor enables thermal derating. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar crossover processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MIMXRT1015DAE5A | Same 80-pin LQFP package and 500 MHz core, but adds Ethernet MAC and second USB OTG port. | Required for wired networked edge nodes; unnecessary overhead for standalone audio/motor control. | Select when Ethernet or dual USB is mandatory; otherwise MIMXRT1011DAE5AR offers lower cost and identical real-time capability. |
| MIMXRT1021DAG5A | Higher-performance variant: 600 MHz core, 256 KB on-chip RAM, additional SAI and FlexSPI channels. | Suitable for complex audio DSP or multi-sensor fusion; exceeds resource needs for basic motor/audio tasks. | Choose only if >500 MHz throughput or >128 KB RAM is verified in profiling; MIMXRT1011DAE5AR delivers optimal cost/performance for consumer-grade applications. |
Compared with MIMXRT1015DAE5A and MIMXRT1021DAG5A, the MIMXRT1011DAE5AR provides the minimal feature set needed for cost-sensitive real-time audio and motor control - retaining full security acceleration, FlexPWM, and dual SAI while omitting unused peripherals that increase silicon area and BOM cost.
Availability
MIMXRT1011DAE5AR is available at Aetrix Electronics and suitable for industrial HMI, smart home appliance control, and audio gateway applications requiring stable component supply across production lifecycles.
Supply support for MIMXRT1011DAE5AR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The i.MX RT series targets real-time embedded applications where MCU simplicity meets application-processor performance - the MIMXRT1011DAE5AR specifically serves cost-optimized consumer and industrial edge devices needing deterministic response without Linux complexity.
FAQ
What is the maximum operating frequency of the MIMXRT1011DAE5AR?
The MIMXRT1011DAE5AR operates at a maximum frequency of 500 MHz. This speed is guaranteed across the full 0–95°C junction temperature range and under specified voltage conditions per the i.MX RT1010 datasheet (Rev. 0, 09/2019). The core achieves this using a high-efficiency Arm Cortex-M7 implementation with tightly coupled memory and cache, enabling deterministic real-time execution without OS scheduling delays.
Does the MIMXRT1011DAE5AR include on-chip power regulation?
Yes, the MIMXRT1011DAE5AR integrates a programmable DCDC converter and multiple LDOs. The DCDC supplies the core logic domain (0.9–1.3 V output), reducing dependency on external PMICs. Its enable sequence requires DCDC_PSWITCH assertion ≥1 ms after DCDC_IN stabilization, as documented in the i.MX RT1010 datasheet Section 3.1.
Can the MIMXRT1011DAE5AR execute code directly from external Quad SPI flash?
Yes, the MIMXRT1011DAE5AR supports Execute-in-Place (XIP) from Quad SPI flash via its FlexSPI interface. When combined with On-The-Fly AES Decryption (OTFAD), it enables secure XIP from encrypted flash - a capability confirmed in Table 1 and Section 1.1 of the i.MX RT1010 datasheet for the MIMXRT1011DAE5A variant.
How many audio interfaces does the MIMXRT1011DAE5AR support?
The MIMXRT1011DAE5AR supports two Synchronous Audio Interface (SAI) modules, SPDIF Tx/Rx, and Medium Quality Sound (MQS) output. Each SAI supports I2S, AC97, TDM, and codec/DSP protocols - sufficient for stereo microphone input and speaker output simultaneously, as verified in Table 1 and Section 1.1 of the i.MX RT1010 datasheet.
Is the MIMXRT1011DAE5AR pin-compatible with other i.MX RT101x variants?
The MIMXRT1011DAE5AR uses the same 80-pin LQFP package (12 × 12 mm, 0.5 mm pitch) as MIMXRT1015DAE5A and shares identical pin assignments for core functions (power, clocks, JTAG, USB, FlexSPI). However, peripheral signal mapping differs - e.g., Ethernet pins on MIMXRT1015DAE5A are NC on MIMXRT1011DAE5AR - so PCB layout is not interchangeable without verification against each device's pinmux table.
MIMXRT1011DAE5AR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 80-LQFP
- Series:
- RT1010
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit
- Speed:
- 500MHz
- Connectivity:
- EBI/EMI, I2C, SAI, SPDIF, SPI, UART/USART, USB2.0 OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 44
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- ROM
- EEPROM Size:
- -
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.15V ~ 1.3V
- Data Converters:
- A/D 15x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- 0°C ~ 95°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MIMXRT1011DAE5AR FAQ
1.How can I place an order for MIMXRT1011DAE5AR through Aetrix?
Please submit a Request for Quotation (RFQ) for MIMXRT1011DAE5AR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MIMXRT1011DAE5AR reliable?
The price and inventory of MIMXRT1011DAE5AR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MIMXRT1011DAE5AR is usually 5 days.
3.What payment methods are accepted for MIMXRT1011DAE5AR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MIMXRT1011DAE5AR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MIMXRT1011DAE5AR?
MIMXRT1011DAE5AR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MIMXRT1011DAE5AR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MIMXRT1011DAE5AR?
For technical support, including MIMXRT1011DAE5AR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MIMXRT1011DAE5AR requirements.
6.How does Aetrix verify that MIMXRT1011DAE5AR is sourced from the original manufacturer or authorized distributors?
All MIMXRT1011DAE5AR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MIMXRT1011DAE5AR meets industry standards.
7.What is the process for return or replacement of MIMXRT1011DAE5AR?
All MIMXRT1011DAE5AR units undergo pre-shipment inspection (PSI). If there is an issue with MIMXRT1011DAE5AR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MIMXRT1011DAE5AR part is unused and in its original packaging.
Return procedure for MIMXRT1011DAE5AR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MIMXRT1011DAE5AR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

