NXP Semiconductors MIMXRT1021CAG4A
- Part No.:
- MIMXRT1021CAG4A
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
MIMXRT1021CAG4A.pdf
- Description:
- IC MCU 32BIT EXT MEM 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,339
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MIMXRT1021CAG4A from NXP Semiconductors is an Arm® Cortex®-M7-based crossover processor operating at 396 MHz, featuring 256 KB on-chip RAM (configurable as TCM or OCRAM), dual FlexCAN interfaces, 10/100 Ethernet with IEEE 1588 support, and 96 GPIOs in a 144-pin LQFP package. It targets industrial motor control, IoT edge nodes, and home appliance HMI systems requiring real-time responsiveness and integrated power management.
For engineers reviewing the MIMXRT1021CAG4A datasheet, MIMXRT1021CAG4A pinout, MIMXRT1021CAG4A application, or MIMXRT1021CAG4A equivalent, key selection criteria include its 396 MHz deterministic execution, dual eMMC/SD 3.0 host controllers, SAI ×3 audio subsystem, and industrial −40°C to +105°C temperature grade with integrated DCDC/LDO power regulation.
Technical Context
The MIMXRT1021CAG4A implements a single Arm Cortex-M7 core with 16 KB I-cache, 16 KB D-cache, and full VFPv5 FPU for deterministic real-time processing. Its memory subsystem includes 96 KB boot ROM and 256 KB flexible on-chip RAM, partitionable into I-TCM, D-TCM, and OCRAM at 32 KB granularity.
Peripherals are organized via IOMUXC for pin multiplexing and XBAR crossbar switching. It integrates two FlexPWM modules (24 total channels), two Quad Timers, two Quadrature Encoders, and security accelerators including HAB, DCP (AES-128/SHA-256), BEE, and TRNG - all operating within the same silicon die without external co-processors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | Arm Cortex-M7 @ 396 MHz with FPU, MPU, and CoreSight debug |
| On-Chip Memory | 256 KB RAM configurable as TCM/OCRAM; 96 KB ROM for secure boot |
| Package | 144-pin LQFP, 20 × 20 mm, 0.5 mm pitch, industrial −40°C to +105°C |
| Connectivity | Dual FlexCAN 2.0B, 10/100 ENET w/ IEEE 1588, USB 2.0 OTG w/ PHY, uSDHC ×2 (eMMC 4.5/SD 3.0) |
| Audio Interfaces | SAI ×3 (I2S/TDM/AC97), SPDIF Tx/Rx, MQS for GPIO-based audio output |
| Analog Peripherals | ADC ×2 (12-bit, up to 19 channels), ACMP ×4, temperature sensor, RTC oscillator input |
| Power Management | Integrated DCDC converter (0.9–1.3 V core), LDOs, GPC hardware controller, and SNVS domain |
Pinout & Package
Package: 144-pin LQFP, 20 × 20 mm, 0.5 mm pitch, exposed pad (EP) for thermal dissipation. Pin assignments follow NXP's i.MX RT1020 Reference Manual (IMXRT1020RM) Section 6.1 and Table 6-1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_SOC | Core Power Supply | 1.0–1.25 V supply for Cortex-M7, TCM, and digital logic; requires local decoupling |
| VDDA | Analog Power | 3.3 V analog supply for ADC, ACMP, and reference circuits; isolated from digital domains |
| RTC_XTALI / RTC_XTALO | RTC Oscillator Interface | 32.768 kHz crystal connection points; supports external clock injection if RTC_XTALO left floating |
| ENET_RXD0–3 / TXD0–3 | Ethernet PHY Interface | MII mode signals for 10/100 Mbps operation; RMII not supported in this 144-pin variant |
| uSDHC1_CMD / CLK / DAT0–3 / DAT4–7 | eMMC/SD Host Interface | Full 8-bit eMMC 4.5 interface with HS200 timing support up to 100 MB/s |
| FLEXCAN1_TX / RX | CAN Bus Transceiver Interface | Differential CAN signal pair for ISO 11898-1 compliant bus communication |
Key Features
| Feature | Design Value |
|---|---|
| Flexible RAM Allocation | 256 KB on-chip RAM dynamically partitioned among I-TCM, D-TCM, and OCRAM in 32 KB increments for latency-critical code/data placement |
| Dual High-Speed Memory Controllers | uSDHC ×2 supporting simultaneous eMMC 4.5 (HS200) and SD 3.0 (UHS-I) operation with independent clock domains |
| Real-Time Motor Control Engine | FlexPWM ×2 providing 24 independent 16-bit PWM channels with fault protection, dead-time insertion, and quadrature encoder synchronization |
| Hardware Security Acceleration | DCP engine enabling AES-128/SHA-256 crypto operations without CPU intervention; BEE for on-the-fly QSPI flash decryption |
| Industrial Connectivity Stack | IEEE 1588-compliant Ethernet MAC, dual FlexCAN 2.0B, and eight LPUARTs with baud rates up to 20 Mbps for deterministic fieldbus integration |
Applications
| Industrial Motor Drive | Smart Home Gateway |
|---|---|
Use Scenario: Closed-loop servo control of BLDC/PMSM motors in factory automation systems with EtherCAT or CANopen fieldbus integration. IC Role / Device Role / Timing Role: Real-time motion controller executing FOC algorithms at 396 MHz with synchronized PWM generation, encoder feedback capture, and deterministic Ethernet packet handling. Use Value: Eliminates need for external FPGA or DSP by integrating FlexPWM ×2 (24 channels), Quad Timers, and dual FlexCAN - reducing BOM count and PCB area. | Use Scenario: Central hub aggregating Zigbee, BLE, and Matter-over-Thread devices while running Linux-based UI and local voice processing. IC Role / Device Role / Timing Role: Application processor bridging wireless SoCs to HDMI display, audio codecs, and cloud connectivity via dual uSDHC (eMMC + SD card) and USB OTG. Use Value: SAI ×3 enables concurrent I2S audio playback, SPDIF output, and MQS speaker driver - avoiding external audio codec ICs. |
| IoT Edge Node | Human-Machine Interface (HMI) |
Use Scenario: Battery-powered remote monitoring node collecting sensor data via ADC/ACMP and transmitting over LTE-M via UART-connected modem. IC Role / Device Role / Timing Role: Low-power host managing sensor fusion, secure OTA updates (HAB + DCP), and time-synchronized logging using SNVS RTC and temperature sensor. Use Value: Integrated DCDC and LDOs reduce external PMIC count; TRNG and SNVS enable root-of-trust for firmware validation without discrete secure element. | Use Scenario: Touch-enabled kitchen appliance control panel with animated GUI, audio feedback, and keypad matrix input. IC Role / Device Role / Timing Role: Graphics-capable MCU driving parallel RGB display interface (via SEMC), decoding touch coordinates via KPP (8×8 matrix), and generating PWM audio via MQS. Use Value: 96 GPIOs support direct connection of capacitive touch sensors, LED drivers, and relay controls - eliminating IO expanders in cost-sensitive designs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar crossover processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MIMXRT1021CAF4A | 100-pin LQFP, 57 GPIOs, no SEMC, RMII-only Ethernet, single uSDHC | Limited peripheral count and memory interface support; suitable for space-constrained, lower-I/O designs | Select when board area is critical and dual eMMC/SD or SDRAM interfacing is unnecessary |
| MIMXRT1052CVL5B | Arm Cortex-M7 @ 528 MHz, 512 KB RAM, 166-pin BGA, USB HS, MIPI-DSI, GPU | Higher performance, richer multimedia, and display support - but larger footprint and higher power | Choose for advanced GUI, video streaming, or AI inference where MIMXRT1021CAG4A lacks compute headroom |
Compared with MIMXRT1021CAF4A, MIMXRT1021CAG4A delivers 69 additional GPIOs, dual uSDHC, and SEMC for SDRAM expansion - making it optimal for industrial gateways needing local storage and memory-mapped peripherals. Against MIMXRT1052CVL5B, it trades display/AI capability for lower cost, smaller LQFP packaging, and reduced thermal design complexity.
Availability
MIMXRT1021CAG4A is available at Aetrix Electronics and suitable for industrial motor control, smart home gateway development, and IoT edge node production requiring stable component supply across extended temperature ranges and long lifecycle commitments.
Supply support for MIMXRT1021CAG4A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The i.MX RT series is NXP's family of crossover processors designed to bridge the gap between microcontrollers and application processors - delivering MCU-level ease-of-use with application-processor-class performance for real-time industrial and edge computing.
FAQ
What is the maximum operating frequency of the MIMXRT1021CAG4A?
The MIMXRT1021CAG4A operates at a maximum frequency of 396 MHz. This is a fixed target frequency defined in the datasheet and validated across the industrial temperature range (−40°C to +105°C). The core achieves this speed using the internal PLL with stable power delivery and proper decoupling; no overclocking or binning is supported. All timing-critical peripherals - including FlexPWM, Quad Timers, and uSDHC - are specified to function correctly at this frequency.
Does the MIMXRT1021CAG4A support external SDRAM?
Yes, the MIMXRT1021CAG4A supports external SDRAM through its Smart External Memory Controller (SEMC). It is capable of interfacing with 8/16-bit SDRAM up to SDRAM-133 speeds. This capability is enabled in the 144-pin LQFP package (MIMXRT1021CAG4A) but omitted in the 100-pin variant (MIMXRT1021CAF4A), as confirmed in Table 1 of the i.MX RT1020 datasheet. SEMC also supports NOR Flash, NAND Flash, and PSRAM.
What security features are integrated into the MIMXRT1021CAG4A?
The MIMXRT1021CAG4A integrates multiple hardware-accelerated security features: High Assurance Boot (HAB) for authenticated firmware loading, Data Co-Processor (DCP) supporting AES-128 and SHA-256, Bus Encryption Engine (BEE) for on-the-fly QSPI flash decryption, True Random Number Generator (TRNG), and Secure Non-Volatile Storage (SNVS) with secure RTC and zeroizable master key. These functions operate independently of the Cortex-M7 core and are documented in the i.MX RT1020 Reference Manual.
How many UART interfaces does the MIMXRT1021CAG4A provide?
The MIMXRT1021CAG4A provides eight LPUART modules (LPUART1–LPUART8), each supporting programmable baud rates up to 20 Mbps, 7- or 8-bit data words, 1 or 2 stop bits, and configurable parity. All eight UARTs are accessible in the 144-pin LQFP package, with pin assignments detailed in Section 6.1 of the i.MX RT1020 datasheet. This count matches the full feature set described for MIMXRT1021CAG4A in Table 2.
Is the MIMXRT1021CAG4A pin-compatible with other i.MX RT102x variants?
No, the MIMXRT1021CAG4A is not pin-compatible with other i.MX RT102x variants outside its own package family. While MIMXRT1021CAG4A and MIMXRT1021CAG4B share identical 144-pin LQFP pinouts, they differ in fuse configuration and silicon revision - not physical layout. It is not pin-compatible with the 100-pin LQFP (e.g., MIMXRT1021CAF4A) or any BGA-packaged RT102x parts due to differing pin counts, signal allocations, and power domain routing.
MIMXRT1021CAG4A Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 144-LQFP
- Series:
- RT1020
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 400MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD/SDIO, SAI, SPDIF, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 96
- Program Memory Size:
- -
- Program Memory Type:
- External Program Memory
- EEPROM Size:
- -
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 3.6V
- Data Converters:
- A/D 19x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MIMXRT1021CAG4A FAQ
1.How can I place an order for MIMXRT1021CAG4A through Aetrix?
Please submit a Request for Quotation (RFQ) for MIMXRT1021CAG4A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MIMXRT1021CAG4A reliable?
The price and inventory of MIMXRT1021CAG4A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MIMXRT1021CAG4A is usually 5 days.
3.What payment methods are accepted for MIMXRT1021CAG4A?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MIMXRT1021CAG4A transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MIMXRT1021CAG4A?
MIMXRT1021CAG4A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MIMXRT1021CAG4A order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MIMXRT1021CAG4A?
For technical support, including MIMXRT1021CAG4A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MIMXRT1021CAG4A requirements.
6.How does Aetrix verify that MIMXRT1021CAG4A is sourced from the original manufacturer or authorized distributors?
All MIMXRT1021CAG4A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MIMXRT1021CAG4A meets industry standards.
7.What is the process for return or replacement of MIMXRT1021CAG4A?
All MIMXRT1021CAG4A units undergo pre-shipment inspection (PSI). If there is an issue with MIMXRT1021CAG4A, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MIMXRT1021CAG4A part is unused and in its original packaging.
Return procedure for MIMXRT1021CAG4A:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MIMXRT1021CAG4A Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

