NXP Semiconductors MIMXRT1024DAG5A
- Part No.:
- MIMXRT1024DAG5A
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
MIMXRT1024DAG5A.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,267
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MIMXRT1024DAG5A from NXP Semiconductors is a crossover processor based on the Arm® Cortex®-M7 core operating at 500 MHz, integrating 4 MB on-chip flash, 256 KB configurable on-chip RAM (TCM/OCRAM), and dual FlexCAN interfaces. It delivers real-time performance for industrial motor control, home appliance HMI, and IoT edge nodes requiring integrated security, audio, and Ethernet connectivity.
For engineers reviewing the MIMXRT1024DAG5A datasheet, MIMXRT1024DAG5A pinout, MIMXRT1024DAG5A application, or MIMXRT1024DAG5A equivalent, key selection criteria include its 144-pin LQFP package, consumer-grade 0–95°C junction temperature rating, dual eMMC/SD 3.0 support, IEEE 1588-capable 10/100 ENET, and on-die DCDC/LDO power management.
Technical Context
The MIMXRT1024DAG5A implements a single Arm Cortex-M7 core with 16 KB I-cache, 16 KB D-cache, and full VFPv5 FPU - enabling deterministic real-time execution while supporting complex signal processing. Its memory subsystem includes boot ROM (96 KB), 4 MB flash, and 256 KB FlexRAM configurable as I-TCM, D-TCM, or OCRAM in 32 KB granularity.
Connectivity is built around dual uSDHC controllers (eMMC 4.5/SD 3.0 compliant up to 100 MB/s), one USB 2.0 OTG with integrated PHY, two FlexCAN 2.0B modules, and three SAI interfaces supporting I2S, TDM, and AC97 - all multiplexed via IOMUXC across 90 GPIOs in the 144-pin LQFP package.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 @ 500 MHz - enables high-throughput deterministic real-time control with FPU acceleration for motor algorithms. |
| On-chip Memory | 4 MB flash + 256 KB FlexRAM - eliminates external flash requirement; RAM configurable as TCM for low-latency code/data access. |
| Package | 144-pin LQFP, 20 × 20 mm, 0.5 mm pitch - supports standard PCB assembly and thermal management for industrial ambient conditions. |
| Temperature Grade | Consumer grade: 0 °C to +95 °C junction - validated for non-industrial environments including smart home appliances and consumer IoT gateways. |
| Power Management | Integrated DCDC converter + LDOs - reduces external power supply complexity; supports 0.9–1.3 V core voltage with over-current/voltage protection. |
| Connectivity Peripherals | 2× FlexCAN, 1× 10/100 ENET w/ IEEE 1588, 2× uSDHC, 3× SAI, SPDIF - enables robust fieldbus integration, time-synchronized networking, and local storage/audio playback. |
| Analog Peripherals | 2× 12-bit ADC (up to 19 channels), 4× analog comparators - supports sensor monitoring and closed-loop analog feedback without external signal conditioning ICs. |
Pinout & Package
144-pin LQFP (20 × 20 mm, 0.5 mm pitch) with exposed thermal pad; pin assignments follow NXP's i.MX RT1024 Reference Manual (IMXRT1024RM) and are validated for MIMXRT1024DAG5A per Section 7 of IMXRT1024CEC Rev. 2.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_SOC | Core logic supply | Accepts regulated 0.9–1.3 V input; powers Cortex-M7, caches, and internal peripherals. |
| DCDC_IN | DCDC input | 3.3 V input to on-chip DCDC converter; requires ≥1 ms delay after power-up before asserting DCDC_PSWITCH. |
| XTALI / XTALO | Main oscillator interface | 24 MHz crystal connection; drives system clocks including ARM PLL and peripheral dividers. |
| RTC_XTALI / RTC_XTALO | RTC oscillator interface | 32.768 kHz crystal connection; enables secure RTC operation with SNVS domain isolation. |
| ENET_RXD0–3 / TXD0–3 | Ethernet PHY interface | 10/100 Mbit/s RMII signals; supports IEEE 1588 timestamping via dedicated event pins. |
| FLEXCAN1_TX / RX | CAN bus transceiver interface | Differential CAN 2.0B signaling; compatible with ISO 11898-2 transceivers for automotive and industrial networks. |
Key Features
| Feature | Design Value |
|---|---|
| Bus Encryption Engine (BEE) | Enables AES-128 CTR-mode on-the-fly decryption of Quad SPI flash - secures firmware IP without performance penalty during XIP execution. |
| Secure Non-Volatile Storage (SNVS) | Provides tamper-resistant RTC, zeroizable master key (ZMK), and secure boot state retention - meets basic secure boot requirements for connected devices. |
| FlexPWM with fault protection | Two modules, each with 4 PWM channels (16-bit resolution); supports dead-time insertion, fault pin monitoring, and complementary output - suitable for 3-phase motor control. |
| eDMA engine | 32-channel enhanced DMA with 128-source multiplexer - offloads CPU from high-bandwidth transfers (e.g., SAI audio streaming, SDIO DMA). |
| Smart External Memory Controller (SEMC) | Supports SDRAM, NOR, NAND, and SRAM with shared address/data bus - simplifies expansion memory design while maintaining low pin count. |
Applications
| Industrial Motor Control | Smart Home Appliance Hub |
|---|---|
Use Scenario: Closed-loop servo drive for BLDC/PMSM motors in HVAC compressors or washing machine drum control. IC Role / Device Role / Timing Role: Real-time motion controller executing FOC algorithms with sub-microsecond interrupt latency using FlexPWM and QDEC modules. Use Value: Integrated 500 MHz Cortex-M7 + 2× FlexPWM + 2× Quadrature Encoders eliminates need for external motion ICs or FPGA glue logic. | Use Scenario: Central hub aggregating BLE/Wi-Fi sensors, managing display UI, and controlling relays/valves in smart refrigerators or ovens. IC Role / Device Role / Timing Role: Application processor running FreeRTOS with integrated audio (SAI/SPDIF), secure storage (eMMC), and dual CAN for appliance subsystem communication. Use Value: On-chip 4 MB flash stores firmware and UI assets; DCDC/LDO reduces BOM cost by removing 3+ external regulators. |
| IoT Edge Gateway | Audio-Enabled Industrial HMI |
Use Scenario: Protocol gateway bridging Modbus RTU, CANopen, and MQTT over Wi-Fi/Ethernet in factory floor edge nodes. IC Role / Device Role / Timing Role: Secure network processor handling TLS stack, OTA updates, and time-synchronized data logging via IEEE 1588 ENET and SNVS RTC. Use Value: Hardware-accelerated AES/SHA in DCP + BEE enables secure firmware updates and encrypted sensor data without CPU overhead. | Use Scenario: Operator panel with voice prompt feedback, touch interface, and alarm tone generation in CNC machine controls. IC Role / Device Role / Timing Role: Multimedia processor driving I2S codec via SAI, generating medium-quality audio via MQS on GPIO, and sampling analog inputs (ADC) for safety monitoring. Use Value: Three SAI modules support simultaneous audio playback, recording, and TDM microphone array - no external audio codec required. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar crossover processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MIMXRT1021DAG5A | No on-chip flash (requires external QSPI); same 500 MHz M7 core, 256 KB RAM, and peripheral set except missing second uSDHC and SPDIF. | Suitable for cost-sensitive designs where external flash is acceptable and dual SD/eMMC not required. | Select when BOM cost reduction outweighs flash integration benefit and dual storage interface is unnecessary. |
| MIMXRT1052DVL6B | 600 MHz Cortex-M7, 512 KB RAM, 0–105°C industrial grade, 196-pin BGA; adds LCDIF, MIPI-CSI, and GPU but lacks on-chip flash. | Better suited for graphics-rich HMIs or vision-enabled edge nodes needing higher compute headroom and extended temperature range. | Choose for industrial deployments requiring wider temp range, higher clock speed, or display/camera interfaces - not drop-in compatible due to package and pinout differences. |
Compared with MIMXRT1024DAG5A, MIMXRT1021DAG5A reduces cost by removing flash but increases board complexity with external memory; MIMXRT1052DVL6B offers higher performance and industrial qualification but requires BGA layout and external flash, making it unsuitable as a direct replacement.
Availability
MIMXRT1024DAG5A is available at Aetrix Electronics and suitable for industrial motor control, smart home appliance hubs, and IoT edge gateways requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for MIMXRT1024DAG5A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The i.MX RT series targets high-performance, real-time embedded applications where MCU simplicity meets MPU-level capability - the MIMXRT1024DAG5A specifically bridges cost-sensitive consumer and industrial edge use cases with integrated flash and power management.
FAQ
What is the maximum operating frequency of the MIMXRT1024DAG5A?
The MIMXRT1024DAG5A operates at a maximum core frequency of 500 MHz under consumer-grade thermal conditions (0–95°C junction temperature). This frequency is achieved using the internal ARM PLL driven by the 24 MHz crystal oscillator, and is validated across voltage and process corners per IMXRT1024CEC Rev. 2 specifications.
Does the MIMXRT1024DAG5A include on-chip flash memory?
Yes, the MIMXRT1024DAG5A integrates 4 MB of on-chip flash memory, eliminating the need for external flash in many applications. This flash supports execute-in-place (XIP) operation and is paired with the Bus Encryption Engine (BEE) for hardware-accelerated AES-128 decryption during runtime.
What package type and pin count does the MIMXRT1024DAG5A use?
The MIMXRT1024DAG5A uses a 144-pin LQFP package measuring 20 × 20 mm with 0.5 mm pitch. This package provides 90 GPIOs and is documented in Section 7 of the IMXRT1024CEC datasheet, with pin assignments matching the i.MX RT1024 Reference Manual (IMXRT1024RM).
Which security features are implemented in the MIMXRT1024DAG5A?
The MIMXRT1024DAG5A includes High Assurance Boot (HAB), Data Co-Processor (DCP) with AES-128/SHA-256, Bus Encryption Engine (BEE), Secure Non-Volatile Storage (SNVS) with secure RTC, and True Random Number Generator (TRNG). These features enable secure boot, encrypted firmware updates, and tamper-resistant key storage - all verified in the IMXRT1024CEC Rev. 2 documentation.
Can the MIMXRT1024DAG5A support IEEE 1588 Precision Time Protocol?
Yes, the MIMXRT1024DAG5A supports IEEE 1588 through its integrated 10/100 Ethernet controller (ENET), which includes hardware timestamping logic and dedicated event pins for precise synchronization. The feature is enabled in the reference manual and validated in the IMXRT1024CEC electrical characteristics section (Section 4.8).
MIMXRT1024DAG5A Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 144-LQFP
- Series:
- RT1024
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 500MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD/SDIO, SAI, SPDIF, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 90
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 3.6V
- Data Converters:
- A/D 19x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- 0°C ~ 95°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MIMXRT1024DAG5A FAQ
1.How can I place an order for MIMXRT1024DAG5A through Aetrix?
Please submit a Request for Quotation (RFQ) for MIMXRT1024DAG5A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MIMXRT1024DAG5A reliable?
The price and inventory of MIMXRT1024DAG5A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MIMXRT1024DAG5A is usually 5 days.
3.What payment methods are accepted for MIMXRT1024DAG5A?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MIMXRT1024DAG5A transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MIMXRT1024DAG5A?
MIMXRT1024DAG5A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MIMXRT1024DAG5A order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MIMXRT1024DAG5A?
For technical support, including MIMXRT1024DAG5A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MIMXRT1024DAG5A requirements.
6.How does Aetrix verify that MIMXRT1024DAG5A is sourced from the original manufacturer or authorized distributors?
All MIMXRT1024DAG5A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MIMXRT1024DAG5A meets industry standards.
7.What is the process for return or replacement of MIMXRT1024DAG5A?
All MIMXRT1024DAG5A units undergo pre-shipment inspection (PSI). If there is an issue with MIMXRT1024DAG5A, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MIMXRT1024DAG5A part is unused and in its original packaging.
Return procedure for MIMXRT1024DAG5A:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MIMXRT1024DAG5A Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

