NXP Semiconductors MIMXRT1062CVL5BR
- Part No.:
- MIMXRT1062CVL5BR
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 196-LFBGA
- Datasheet:
-
MIMXRT1062CVL5BR.pdf
- Description:
- IC MCU 32BIT 128MB ROM 196LFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:300
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MIMXRT1062CVL5BR from NXP Semiconductors is a 528 MHz Arm Cortex-M7 crossover processor with 1 MB on-chip RAM (512 KB OCRAM + 512 KB TCM), integrated DCDC/LDO power management, and full peripheral support including LCDIF, CSI, PXP, dual FlexSPI, dual USB OTG, dual 10/100 Ethernet with IEEE 1588, and four FlexPWM modules - deployed in industrial HMI and motor control systems requiring deterministic real-time response.
For engineers reviewing the MIMXRT1062CVL5BR datasheet, MIMXRT1062CVL5BR pinout, MIMXRT1062CVL5BR application, or MIMXRT1062CVL5BR equivalent, this page delivers verified technical context, package mapping to 196-pin MAPBGA (10 × 10 mm, 0.65 mm pitch), confirmed feature set (LCD/CSI/PXP enabled), thermal rating (−40 °C to +105 °C), and validated alternatives for industrial embedded design.
Technical Context
The MIMXRT1062CVL5BR implements a single Arm Cortex-M7 core with 32 KB I-cache, 32 KB D-cache, VFPv5 FPU, and MPU supporting up to 16 protection regions. Its memory subsystem includes boot ROM (128 KB), flexibly allocatable 1 MB on-chip RAM, and SEMC for external SDRAM/NAND/NOR.
Peripheral integration includes dual FlexSPI with XIP support, parallel RGB LCDIF (WXGA), 24-bit CSI, PXP 2D graphics accelerator, dual USB 2.0 OTG with PHY, dual 10/100 ENET with IEEE 1588 hardware timestamping, and four FlexPWM modules (16-bit resolution, 8 channels total) optimized for motor control timing precision.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | Arm Cortex-M7 @ 528 MHz - delivers deterministic real-time execution with hardware FPU and MPU for safety-critical tasks. |
| On-Chip Memory | 1 MB RAM (512 KB OCRAM + 512 KB TCM) - enables zero-wait-state code/data execution and fast interrupt response. |
| Package | 196-pin MAPBGA, 10 × 10 mm, 0.65 mm pitch - compact footprint compatible with high-density industrial PCB layouts. |
| Operating Temperature | −40 °C to +105 °C - qualified for extended industrial environments without derating. |
| Integrated Power | On-die DCDC + LDO - eliminates need for external PMIC, simplifies power sequencing and reduces BOM count. |
| Display & Imaging | LCDIF (RGB 8/16/24-bit, WXGA), CSI (24-bit parallel), PXP - enables local GUI rendering and camera-based vision preprocessing. |
| Security | HAB, DCP (AES-128/SHA-256), BEE (on-the-fly QSPI decryption), TRNG, SNVS - supports secure boot and encrypted firmware updates. |
Pinout & Package
196-pin MAPBGA (10 × 10 mm, 0.65 mm pitch) with 127 GPIOs (124 tightly coupled to Cortex-M7 core clock domain). Pin assignments follow NXP's i.MX RT1060 reference layout per Document IMXRT1060IEC Rev. 4, Sections 6.1 and A.1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_SOC | Core logic supply | 1.0–1.3 V input for Cortex-M7, TCM, and digital peripherals; regulated by internal DCDC. |
| VDDA | Analog supply | 3.3 V input for ADC, ACMP, and analog interfaces; requires separate filtering from digital rails. |
| BOOT_MODE0/1 | Boot configuration | Strapped at reset to select boot source (e.g., QuadSPI flash, SD card, or USB HID). |
| ENET_RXD0–3 / TXD0–3 | Ethernet physical interface | Dedicated RMII/MII pins for dual 10/100 ENET controllers with IEEE 1588 timestamp registers. |
| LCD_DATA0–23 | Parallel RGB display bus | 24-bit pixel data path supporting WXGA resolution; synchronized with LCDIF clock and sync signals. |
| FLEXSPI_A_DATA0–7 | QuadSPI data interface | 8-line bidirectional bus for dual-channel XIP-capable flash access (NOR/NAND/OSPI). |
Key Features
| Feature | Design Value |
|---|---|
| Integrated DCDC + LDO | Reduces external power components by >50%, eliminates complex sequencing, and lowers system standby current. |
| FlexRAM allocation | Dynamic 32 KB granularity partitioning of 1 MB RAM between I-TCM, D-TCM, and OCRAM - optimizes cache vs. buffer trade-offs per application. |
| PXP 2D graphics engine | Hardware-accelerated alpha blending, rotation (90°/180°/270°), color space conversion, and image composition - offloads CPU for HMI rendering. |
| Four FlexPWM modules | 16-bit resolution, 8 independent channels with dead-time insertion and fault protection - meets IEC 61800-5-2 for industrial motor drives. |
| Dual USB OTG with PHY | Full-speed device/host capability with integrated transceivers - enables field firmware updates via USB mass storage or CDC ACM. |
Applications
| Industrial HMI | Motor Control Drive |
|---|---|
Use Scenario: Touch-enabled operator panel with real-time status visualization and alarm logging in factory automation. IC Role / Device Role / Timing Role: Primary application processor executing FreeRTOS with LCDIF driving 800×480 RGB display and PXP compositing layered UI elements. Use Value: Tightly coupled GPIOs and 528 MHz M7 core ensure <10 µs interrupt latency for touch response and PLC I/O synchronization. |
Use Scenario: Closed-loop servo drive controlling PMSM/BLDC motors with field-oriented control (FOC) and encoder feedback. IC Role / Device Role / Timing Role: Real-time controller running FOC algorithm, using four FlexPWM modules for gate driver PWM generation and ENC modules for quadrature decoding. Use Value: Hardware PWM dead-time insertion and synchronized ADC sampling reduce current ripple and improve torque smoothness. |
| Smart Home Appliance | Edge Vision Node |
Use Scenario: Connected washing machine with voice prompt, cycle progress display, and Wi-Fi diagnostics. IC Role / Device Role / Timing Role: Application host managing LCDIF-driven UI, MQS audio playback, and dual uSDHC for SD/eMMC storage and OTA updates. Use Value: Integrated DCDC and low-power LPI2C/LPSPI enable <50 µA deep-sleep current while retaining RTC and wake-on-button functionality. |
Use Scenario: Localized facial recognition node processing camera feed without cloud dependency. IC Role / Device Role / Timing Role: Vision preprocessor using CSI to ingest 720p video, PXP for YUV→RGB conversion, and DCP for encrypted model inference key handling. Use Value: On-chip BEE decrypts QSPI-stored neural network weights in real time, preventing firmware tampering and IP leakage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar crossover processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MIMXRT1062CVJ5B | Same core, memory, and peripherals but in 12 × 12 mm, 0.8 mm pitch MAPBGA package. | Requires PCB redesign due to larger footprint and different ball pitch; preferred where thermal dissipation margin is critical. | Select when board layout allows larger package and higher thermal mass improves long-term reliability under sustained 528 MHz load. |
| MIMXRT1064CVL5B | Adds 2 MB on-chip SRAM (vs. 1 MB) and extra 128 KB ITCM; identical package, temperature grade, and peripheral set. | Enables larger real-time buffers and deterministic heap allocation for complex motion control or multi-camera pipelines. | Choose when application demands >1 MB contiguous RAM for deterministic DMA buffering or dual-core RTOS coexistence. |
Compared with MIMXRT1062CVL5BR, MIMXRT1062CVJ5B offers identical functionality in a thermally superior but layout-incompatible package, while MIMXRT1064CVL5B extends on-chip memory headroom without altering pinout or thermal envelope - both serve distinct mechanical and memory-bound design constraints.
Availability
MIMXRT1062CVL5BR is available at Aetrix Electronics and suitable for industrial HMI, motor control drives, and smart home appliance designs requiring stable component supply across multi-year production cycles.
Supply support for MIMXRT1062CVL5BR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with over 30 years of microcontroller and crossover processor innovation.
The i.MX RT series targets high-performance real-time embedded applications bridging MCU simplicity and MPU capability - designed specifically for industrial edge devices needing deterministic latency, rich peripherals, and robust security without Linux overhead.
FAQ
What is the maximum operating frequency of the MIMXRT1062CVL5BR?
The MIMXRT1062CVL5BR operates at a maximum core frequency of 528 MHz. This speed is guaranteed across its full industrial temperature range (−40 °C to +105 °C) and supported by on-chip voltage regulation via the integrated DCDC converter. All timing-critical peripherals - including FlexPWM, GPT, and ENC - are synchronized to this clock domain for deterministic behavior in real-time control loops.
Does the MIMXRT1062CVL5BR include hardware security features?
Yes, the MIMXRT1062CVL5BR integrates multiple hardware security blocks: High Assurance Boot (HAB) for authenticated boot, Data Co-Processor (DCP) supporting AES-128 and SHA-256, Bus Encryption Engine (BEE) for on-the-fly QSPI flash decryption, True Random Number Generator (TRNG), and Secure Non-Volatile Storage (SNVS) with secure RTC. These features are active and validated per NXP's i.MX RT1060 Security Reference Manual.
What display interfaces does the MIMXRT1062CVL5BR support?
The MIMXRT1062CVL5BR supports parallel RGB LCD via LCDIF (8/16/24-bit, up to WXGA resolution), smart LCD with 8080/MPU interface, and includes the Pixel Processing Pipeline (PXP) for hardware-accelerated 2D graphics operations. It does not support MIPI DSI or HDMI; display output is strictly parallel or asynchronous MPU-mode only.
Is the MIMXRT1062CVL5BR pin-compatible with other i.MX RT106x variants?
Yes - the MIMXRT1062CVL5BR shares identical 196-pin MAPBGA (10 × 10 mm, 0.65 mm pitch) pinout with all "VL"-suffixed i.MX RT106x parts, including MIMXRT1061CVL5B and MIMXRT1064CVL5B. Signal mapping, power domains, and boot configuration pins are functionally identical, enabling direct substitution where peripheral requirements align.
What camera interfaces are available on the MIMXRT1062CVL5BR?
The MIMXRT1062CVL5BR includes a 24-bit parallel CSI interface supporting RGB888, YUV444, CCIR656, Bayer, and 8/10/16-bit raw sensor outputs. It supports up to 720p30 capture with programmable pixel clock and frame synchronization. No MIPI CSI-2 support is included - camera connectivity is limited to parallel interface sensors with matching timing and voltage levels.
MIMXRT1062CVL5BR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 196-LFBGA
- Series:
- RT1060
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit
- Speed:
- 528MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD/SDIO, SAI, SPDIF, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT
- Number of I/O:
- 127
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- ROM
- EEPROM Size:
- -
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.15V ~ 1.26V, 3V ~ 3.6V
- Data Converters:
- A/D 20x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MIMXRT1062CVL5BR FAQ
1.How can I place an order for MIMXRT1062CVL5BR through Aetrix?
Please submit a Request for Quotation (RFQ) for MIMXRT1062CVL5BR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MIMXRT1062CVL5BR reliable?
The price and inventory of MIMXRT1062CVL5BR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MIMXRT1062CVL5BR is usually 5 days.
3.What payment methods are accepted for MIMXRT1062CVL5BR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MIMXRT1062CVL5BR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MIMXRT1062CVL5BR?
MIMXRT1062CVL5BR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MIMXRT1062CVL5BR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MIMXRT1062CVL5BR?
For technical support, including MIMXRT1062CVL5BR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MIMXRT1062CVL5BR requirements.
6.How does Aetrix verify that MIMXRT1062CVL5BR is sourced from the original manufacturer or authorized distributors?
All MIMXRT1062CVL5BR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MIMXRT1062CVL5BR meets industry standards.
7.What is the process for return or replacement of MIMXRT1062CVL5BR?
All MIMXRT1062CVL5BR units undergo pre-shipment inspection (PSI). If there is an issue with MIMXRT1062CVL5BR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MIMXRT1062CVL5BR part is unused and in its original packaging.
Return procedure for MIMXRT1062CVL5BR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MIMXRT1062CVL5BR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

