NXP Semiconductors MIMXRT1062DVL6B
- Part No.:
- MIMXRT1062DVL6B
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 196-LFBGA
- Datasheet:
-
MIMXRT1062DVL6B.pdf
- Description:
- IC MCU 32BIT EXT MEM 196LFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:235
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MIMXRT1062DVL6B from NXP Semiconductors is a 600 MHz Arm Cortex-M7 crossover processor with 1 MB on-chip RAM (512 KB TCM-configurable + 512 KB OCRAM), integrated DCDC/LDO power management, and full peripheral set including LCDIF, CSI, PXP, dual FlexCAN (one with FD support), USB OTG x2, Ethernet x2, and SAI x3 - deployed in industrial HMI, motor control, and smart home appliance systems.
For engineers reviewing the MIMXRT1062DVL6B datasheet, MIMXRT1062DVL6B pinout, MIMXRT1062DVL6B application, or MIMXRT1062DVL6B equivalent, key selection criteria include its 10 × 10 mm 196-pin MAPBGA package, 0–95°C junction temperature rating, LCD/CSI/PXP multimedia enablement, and HAB/DCP/BEE security acceleration - all confirmed for this exact part number in NXP's IMXRT1060CEC Rev. 4 datasheet.
Technical Context
The MIMXRT1062DVL6B implements a single-core Arm Cortex-M7 with 32 KB I-cache, 32 KB D-cache, and VFPv5 FPU, operating at up to 600 MHz with tightly coupled GPIOs. Its memory subsystem includes boot ROM (128 KB), flexibly allocatable TCM/OCRAM, and SEMC for external SDRAM/NAND/NOR.
It integrates dual FlexSPI controllers supporting XIP from Quad SPI flash, two 10/100M Ethernet MACs with IEEE 1588 support, four FlexPWM modules (16-bit resolution, up to 8 channels total), and hardware-accelerated security blocks: HAB for secure boot, DCP for AES-128/SHA-256, and BEE for on-the-fly QSPI decryption - all active and verified for MIMXRT1062DVL6B per Table 1 of IMXRT1060CEC.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M7 @ 600 MHz - delivers deterministic real-time response with FPU and MPU for safety-critical motor control loops. |
| On-chip RAM | 1 MB total: 512 KB configurable as I/D-TCM or OCRAM + 512 KB dedicated OCRAM - enables zero-wait-state code execution and real-time buffer allocation. |
| Package | 196-pin MAPBGA, 10 × 10 mm, 0.65 mm pitch - compact footprint compatible with standard PCB assembly processes. |
| Temperature Grade | 0 to +95°C junction - qualified for commercial-grade embedded applications including home appliances and industrial HMI. |
| Security | HAB, DCP (AES-128/SHA-256), BEE (AES-128 CTR), TRNG, SNVS - supports secure boot, encrypted firmware updates, and tamper-resistant RTC. |
| Multimedia | LCDIF (WXGA parallel RGB), CSI (24-bit input), PXP (2D graphics acceleration) - enables local display rendering and camera-based UI without external GPU. |
| Connectivity | FlexCAN x2 (one with FD), USB OTG x2, ENET x2 (IEEE 1588), uSDHC x2 (eMMC 4.5/SD 3.0), UART x8, I2C x4, SPI x4 - supports multi-protocol edge device communication. |
Pinout & Package
196-pin MAPBGA, 10 × 10 mm, 0.65 mm pitch - thermally and electrically optimized for high-speed signal integrity and thermal dissipation in space-constrained designs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_SOC | Core power supply | 1.0–1.3 V regulated input for Cortex-M7 core and TCM; requires low-noise decoupling per datasheet Section 4.2. |
| VDDA | Analog supply | 3.3 V input for ADC, ACMP, and analog peripherals; isolated from digital domains to maintain 12-bit accuracy. |
| BOOT_MODE[1:0] | Boot configuration | Pins determine boot source (FlexSPI, SD, USB, etc.) at reset; must be pulled per Table 5-1 for reliable factory programming. |
| ENET_RX_DATA[3:0] | Ethernet receive interface | LVDS-capable inputs for 10/100 Mbps RMII/MII; require controlled impedance routing and 50 Ω termination. |
| LCD_DATA[23:0] | Parallel RGB display bus | 24-bit pixel data path supporting WXGA resolution; synchronous timing critical for jitter-free video output. |
| FLEXSPI_A_DATA[3:0] | Quad SPI flash interface | Dual-channel bidirectional data lines enabling XIP execution directly from external flash - reduces boot time and external memory cost. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated DCDC + LDO | Reduces external power components by >50%; eliminates need for discrete PMIC and simplifies power sequencing across 12 voltage domains. |
| Hardware PXP Engine | Accelerates alpha blending, color-space conversion (RGB/YUV), and 90°/180°/270° rotation at 1 pixel/clock - offloads CPU for smooth GUI rendering in HMI. |
| Four FlexPWM Modules | Deliver 16-bit resolution, dead-time insertion, and fault protection - enables precise 3-phase motor control with <100 ns timing granularity. |
| Secure Boot (HAB) | Enforces cryptographic signature verification of boot image before execution - prevents unauthorized firmware loading in production devices. |
| Dual FlexCAN with FD | Supports legacy CAN 2.0B and high-speed CAN FD (up to 8 Mbps payload) on same controller - future-proofs automotive and industrial network upgrades. |
Applications
| Industrial HMI | Smart Home Appliance |
|---|---|
Use Scenario: Touch-enabled graphical dashboard for PLC monitoring and parameter adjustment in factory automation cells. IC Role / Device Role / Timing Role: Primary application processor running FreeRTOS with real-time LCDIF + PXP rendering and UART/ENET backhaul. Use Value: 600 MHz Cortex-M7 + 1 MB RAM enables concurrent GUI refresh, sensor polling, and protocol translation without external DRAM. | Use Scenario: Voice-controlled refrigerator with local wake-word detection and display feedback. IC Role / Device Role / Timing Role: System-on-chip handling audio preprocessing (SAI/MQS), display (LCDIF), and connectivity (Wi-Fi via UART, BLE via USB). Use Value: Integrated DCP and TRNG accelerate secure OTA updates; DCDC/LDO reduces BOM count and improves energy efficiency. |
| Motor Control Gateway | Edge Vision Node |
Use Scenario: Compact servo drive managing position feedback (ENC), PWM output, and EtherCAT master stack. IC Role / Device Role / Timing Role: Real-time controller executing PID loops via GPT/ENC/FlexPWM with sub-microsecond interrupt latency. Use Value: Tightly coupled GPIOs and 600 MHz core ensure deterministic PWM timing; SEMC supports external encoder memory mapping. | Use Scenario: Local facial recognition terminal using CSI camera input and lightweight neural inference. IC Role / Device Role / Timing Role: Vision processing unit leveraging CSI + PXP for pre-processing and Cortex-M7 for model inference. Use Value: Hardware-accelerated PXP handles YUV→RGB conversion and scaling; BEE decrypts encrypted model weights from QSPI flash. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar crossover processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MIMXRT1062DVJ6B | Same core, RAM, and peripheral set but in 12 × 12 mm, 0.8 mm pitch MAPBGA package - larger footprint, higher thermal mass. | Suitable for designs requiring enhanced thermal margin or legacy board compatibility with 12 mm package. | Select when PCB layout allows larger BGA or thermal testing shows marginal performance with 10 mm variant. |
| MIMXRT1064DVL6B | Adds 2 MB on-chip SRAM (vs. 1 MB) and extra 128 KB OCRAM; identical package, clock, and peripheral complement. | Better suited for complex GUI stacks or real-time DSP workloads needing extended on-die memory bandwidth. | Choose when application exceeds 1 MB RAM headroom - e.g., multi-layer Qt Quick UI with video playback. |
Compared with MIMXRT1062DVJ6B, the MIMXRT1062DVL6B offers identical functionality in a smaller 10 × 10 mm footprint for space-constrained designs; versus MIMXRT1064DVL6B, it trades 1 MB of on-chip RAM for lower cost and power, making it optimal for balanced HMI/motor control use cases.
Availability
MIMXRT1062DVL6B is available at Aetrix Electronics and suitable for industrial HMI, motor control, and smart home appliance designs requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for MIMXRT1062DVL6B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure, connected, and intelligent edge solutions for automotive, industrial, and IoT markets.
The i.MX RT1060 family - including MIMXRT1062DVL6B - was designed as a high-performance crossover processor bridging MCU simplicity with application processor capability, targeting real-time embedded systems demanding rich UI, connectivity, and security.
FAQ
What is the maximum operating frequency of the MIMXRT1062DVL6B?
The MIMXRT1062DVL6B operates at a maximum core frequency of 600 MHz, as specified in the IMXRT1060CEC Rev. 4 datasheet Section 4.1. This frequency is guaranteed across the full 0–95°C junction temperature range and supported by the integrated PLL and power management system. The MIMXRT1062DVL6B achieves deterministic real-time performance at this speed due to its tightly coupled memory architecture and cache configuration.
Does the MIMXRT1062DVL6B support secure boot, and how is it implemented?
Yes, the MIMXRT1062DVL6B supports High Assurance Boot (HAB) as a hardware-enforced secure boot mechanism. It verifies cryptographic signatures of the boot image using on-chip public key infrastructure before allowing execution. This feature is active and documented for MIMXRT1062DVL6B in Table 1 of the IMXRT1060CEC datasheet. The MIMXRT1062DVL6B also includes DCP and BEE blocks to extend security into runtime firmware updates and external flash access.
What display interfaces does the MIMXRT1062DVL6B support, and what resolutions are achievable?
The MIMXRT1062DVL6B supports parallel RGB LCD via its LCDIF module, with native support for 8/16/24-bit interfaces and resolutions up to WXGA (1280 × 800). It also supports smart LCDs using the 8/16-bit MPU/8080 interface. These capabilities are explicitly enabled for MIMXRT1062DVL6B per Table 1 features list, distinguishing it from MIMXRT1061 variants. The integrated PXP engine further accelerates composition and rotation for smooth GUI operation.
Is the MIMXRT1062DVL6B pin-compatible with other i.MX RT106x variants in the same package?
Yes, the MIMXRT1062DVL6B shares identical pinout and package (10 × 10 mm, 196-pin MAPBGA) with MIMXRT1061DVL6B, MIMXRT1064DVL6B, and other "DVL6B" suffix variants. This allows direct PCB reuse across the RT106x family when migrating between models with matching package codes. Pin compatibility is confirmed by NXP's package assignment in Figure 1 and Table 1 of IMXRT1060CEC.
What peripheral sets differentiate the MIMXRT1062DVL6B from the MIMXRT1061DVL6B?
The MIMXRT1062DVL6B includes LCDIF, CSI, and PXP modules - which are explicitly omitted in the MIMXRT1061DVL6B feature set per Table 1. This makes the MIMXRT1062DVL6B suitable for display- and camera-enabled applications, while the MIMXRT1061DVL6B targets headless control systems. All other major peripherals (FlexCAN, USB, Ethernet, FlexSPI, ADC, etc.) are functionally identical between the two parts.
MIMXRT1062DVL6B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 196-LFBGA
- Series:
- RT1060
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 600MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD/SDIO, SAI, SPDIF, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT
- Number of I/O:
- 127
- Program Memory Size:
- -
- Program Memory Type:
- External Program Memory
- EEPROM Size:
- -
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 3.6V
- Data Converters:
- A/D 20x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- 0°C ~ 95°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MIMXRT1062DVL6B FAQ
1.How can I place an order for MIMXRT1062DVL6B through Aetrix?
Please submit a Request for Quotation (RFQ) for MIMXRT1062DVL6B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MIMXRT1062DVL6B reliable?
The price and inventory of MIMXRT1062DVL6B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MIMXRT1062DVL6B is usually 5 days.
3.What payment methods are accepted for MIMXRT1062DVL6B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MIMXRT1062DVL6B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MIMXRT1062DVL6B?
MIMXRT1062DVL6B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MIMXRT1062DVL6B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MIMXRT1062DVL6B?
For technical support, including MIMXRT1062DVL6B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MIMXRT1062DVL6B requirements.
6.How does Aetrix verify that MIMXRT1062DVL6B is sourced from the original manufacturer or authorized distributors?
All MIMXRT1062DVL6B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MIMXRT1062DVL6B meets industry standards.
7.What is the process for return or replacement of MIMXRT1062DVL6B?
All MIMXRT1062DVL6B units undergo pre-shipment inspection (PSI). If there is an issue with MIMXRT1062DVL6B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MIMXRT1062DVL6B part is unused and in its original packaging.
Return procedure for MIMXRT1062DVL6B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MIMXRT1062DVL6B Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

