NXP Semiconductors MIMXRT1062DVN6B
- Part No.:
- MIMXRT1062DVN6B
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 225-LFBGA
- Datasheet:
-
MIMXRT1062DVN6B.pdf
- Description:
- IC MCU 32BIT 128KB ROM 225MAPBGA
- Quantity:
- Payment:

- Shipping:

Inventory:800
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MIMXRT1062DVN6B from NXP Semiconductors is a 600 MHz Arm Cortex-M7 crossover processor with 1 MB on-chip RAM (512 KB TCM/OCRAM configurable + 512 KB dedicated OCRAM), integrated DCDC/LDO power management, dual FlexSPI, dual uSDHC, dual 10/100 Ethernet with IEEE 1588, and dual FlexCAN (one supporting CAN FD). It serves as the central compute and interface hub in industrial HMI and motor control systems requiring real-time responsiveness, secure boot, and rich peripheral integration.
For engineers reviewing the MIMXRT1062DVN6B datasheet, MIMXRT1062DVN6B pinout, MIMXRT1062DVN6B application, or MIMXRT1062DVN6B equivalent, key selection criteria include its 225-pin BGA package (13 × 13 mm, 0.8 mm pitch), commercial temperature grade (0 to +95 °C), dual USB OTG with PHY, 149 GPIOs (146 tightly coupled), and hardware-accelerated security including HAB, DCP (AES-128/SHA-256), BEE, and TRNG.
Technical Context
The MIMXRT1062DVN6B implements a single Arm Cortex-M7 core with 32 KB I-cache, 32 KB D-cache, and full VFPv5 FPU, operating at up to 600 MHz with MPU support for 16 protection regions. Its memory subsystem includes 128 KB boot ROM and flexible on-chip RAM allocation managed by FlexRAM.
System-level integration includes dual SEMC-compatible external memory interfaces (SDRAM/NAND/NOR/Quad SPI), three SAI modules supporting I2S/TDM/AC97, PXP 2D graphics accelerator, CSI parallel camera interface (up to 24-bit), LCDIF controller, and four FlexPWM modules (16-bit resolution, up to 8 channels each) optimized for motor control feedback and commutation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 @ 600 MHz with FPU, MPU, 32 KB I/D cache |
| On-chip RAM | 1 MB total: 512 KB configurable I-TCM/D-TCM/OCRAM + 512 KB dedicated OCRAM |
| Package | 225-pin BGA, 13 × 13 mm, 0.8 mm pitch |
| Temperature Range | Commercial grade: 0 to +95 °C junction temperature |
| Security | HAB, DCP (AES-128/SHA-256/CRC-32), BEE (AES-128 CTR), TRNG, SNVS, SJC |
| Connectivity | Dual USB 2.0 OTG w/PHY, dual uSDHC (eMMC 4.5/SD 3.0), dual 10/100 ENET w/IEEE 1588, dual FlexCAN (1× CAN FD) |
| Timers & PWM | 2× GPT, 4× PIT, 4× QTimer, 4× FlexPWM (up to 8 ch/module, 16-bit), 4× ENC |
Pinout & Package
225-ball BGA package (13 × 13 mm, 0.8 mm pitch) with defined supply, ground, functional, and debug ball assignments per NXP's official ball map (Section 6.1.3, DS Rev. 1).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_SOC | Core logic supply | 1.0–1.3 V regulated input for Cortex-M7, caches, and system logic |
| VDDA | Analog supply | 3.3 V analog domain supply for ADC, ACMP, and temperature sensor |
| BOOT_MODE0/1 | Boot configuration | Strapped inputs determining boot source (FlexSPI, SD, UART, etc.) at reset |
| ENET1_RX_DATA[3:0] | Ethernet receive interface | 4-bit LVDS-capable inputs for 10/100 Mbps MII/RMII timing-critical capture |
| USB_OTG1_DP/DM | USB 2.0 differential pair | Integrated HS PHY pins requiring 90 Ω differential impedance routing |
| JTAG_TCK/TMS/TDI/TDO | Debug interface | 5-pin SWD/JTAG boundary-scan access for production test and firmware debug |
Key Features
| Feature | Design Value |
|---|---|
| Flexible RAM allocation | FlexRAM enables dynamic partitioning of 1 MB on-chip RAM into I-TCM/D-TCM/OCRAM in 32 KB increments for deterministic real-time code/data placement |
| Dual FlexSPI with XIP | Two independent Quad-SPI controllers supporting execute-in-place from external flash, enabling fast boot and low-latency code execution without RAM copy |
| Hardware crypto acceleration | DCP and BEE offload AES-128, SHA-256, and CRC-32 operations from CPU, reducing latency for secure OTA updates and encrypted storage |
| PXP 2D graphics engine | Pixel Processing Pipeline delivers 1-pixel/clock throughput for alpha blending, color-space conversion, and rotation-enabling smooth GUI rendering on RGB LCD or smart displays |
| FlexPWM with fault protection | Four independent FlexPWM modules support complementary outputs, dead-time insertion, and hardware fault shutdown-critical for safe BLDC/PMSM motor drive implementation |
Applications
| Industrial HMI | Smart Home Appliance Control |
|---|---|
Use Scenario: Touch-enabled panel running Linux or FreeRTOS with local GUI, sensor fusion, and cloud connectivity. IC Role / Device Role / Timing Role: Central application processor handling display rendering (LCDIF + PXP), touch input (TSC), audio playback (SAI/MQS), and secure network stack (ENET + FlexCAN). Use Value: Integrated DCDC/LDO simplifies power design; dual uSDHC supports local firmware storage and logging; HAB+SNVS ensures trusted boot and secure RTC operation. | Use Scenario: High-end washing machine or oven with real-time motor control, voice prompt, and Wi-Fi/BLE co-processor interface. IC Role / Device Role / Timing Role: Real-time motion controller (FlexPWM + ENC + GPT) and multimedia coordinator (SPDIF + SAI + CSI for camera-based lid detection). Use Value: 600 MHz Cortex-M7 executes PID loops and FFT-based vibration analysis concurrently; 149 GPIOs route motor phase signals, thermistor reads, and appliance status LEDs without external expanders. |
| Motor Drive Reference Platform | Secure Edge Gateway |
Use Scenario: 3-phase BLDC drive board with current sensing, thermal monitoring, and CAN FD fieldbus communication. IC Role / Device Role / Timing Role: Motion control SoC executing FOC algorithms via eDMA-accelerated ADC sampling (2× 12-bit, 20-channel), PWM generation, and quadrature decoding (ENC). Use Value: Tight coupling between 146 GPIOs and Cortex-M7 clock enables sub-microsecond interrupt latency for overcurrent fault response; FlexCAN FD supports 5 Mbps diagnostics and firmware updates. | Use Scenario: Industrial edge node aggregating Modbus RTU, CAN, and sensor data before forwarding via Ethernet or cellular modem. IC Role / Device Role / Timing Role: Secure protocol gateway managing TLS offload (DCP), time-sync (IEEE 1588 ENET), and multi-interface bridging (UART x8, I2C x4, LPI2C x4, FlexCAN x2). Use Value: Dual 10/100 ENET ports enable redundant LAN uplinks; BEE decrypts firmware images from external Quad-SPI flash; TRNG seeds cryptographic keys for TLS handshake. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar crossover processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MIMXRT1064DVL6B | Same core, package, and peripherals but adds 2 MB on-chip RAM (1 MB OCRAM + 1 MB PSRAM) and dual display pipelines (LCDIF + MIPI DSI) | Required for dual-display HMI or high-resolution video overlay where MIMXRT1062DVN6B's 1 MB RAM limits frame buffer depth | Select when >1 MB contiguous RAM or MIPI DSI output is mandatory; otherwise MIMXRT1062DVN6B offers lower cost and identical real-time performance |
| MIMXRT1052CVL5B | 528 MHz Cortex-M7, 512 KB SRAM, no DCDC, no CAN FD, single uSDHC, single ENET, no PXP or CSI | Suitable for cost-sensitive motor control or basic HMI without graphics acceleration, camera, or dual-network redundancy | Choose for simpler BOM and lower power where 600 MHz, dual Ethernet, CAN FD, or PXP are unnecessary |
Compared with MIMXRT1062DVN6B, MIMXRT1064DVL6B provides scalable RAM and display capability for advanced UIs, while MIMXRT1052CVL5B reduces feature count and clock speed for entry-level applications-both retain pin-compatible packaging but differ in memory architecture, peripheral set, and security module inclusion.
Availability
MIMXRT1062DVN6B is available at Aetrix Electronics and suitable for industrial HMI, motor control, and smart home appliance designs requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for MIMXRT1062DVN6B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in ARM-based microcontrollers and crossover processors.
The i.MX RT series targets high-performance, real-time embedded applications bridging the gap between MCUs and application processors-designed specifically for deterministic response, rich peripheral integration, and hardware-enforced security in resource-constrained edge devices.
FAQ
What is the maximum operating frequency of the MIMXRT1062DVN6B?
The MIMXRT1062DVN6B operates at a maximum frequency of 600 MHz on its Arm Cortex-M7 core. This speed is guaranteed across the commercial temperature range (0 to +95 °C) under specified voltage and cooling conditions. The core includes 32 KB instruction and 32 KB data caches plus a full VFPv5 floating-point unit, enabling high-throughput deterministic execution for real-time control and signal processing tasks. All timing-critical peripherals-including FlexPWM, ENC, and GPT-are synchronized to this clock domain.
Does the MIMXRT1062DVN6B support CAN FD, and how is it implemented?
Yes, the MIMXRT1062DVN6B includes one FlexCAN module supporting CAN FD (Flexible Data-Rate), compliant with ISO 11898-1:2015. It enables payloads up to 64 bytes transmitted at bit rates up to 8 Mbps in the data phase, while maintaining backward compatibility with classical CAN 2.0B frames. The second FlexCAN module supports only standard CAN 2.0B. Both modules share the same register set and interrupt structure, allowing software reuse, but CAN FD requires separate message buffer configuration and enhanced bit-timing setup per ISO 11898-1 Annex C.
How is power management handled on the MIMXRT1062DVN6B?
The MIMXRT1062DVN6B integrates a fully featured on-chip DCDC converter and multiple LDOs, eliminating the need for external PMICs in most designs. The DCDC supports 3.3 V input and delivers adjustable 0.9–1.3 V output for core logic, with dedicated low-power standby mode (0.9–1.0 V). Power sequencing is simplified via internal GPC hardware controller, which manages domain isolation, clock gating, and state retention during stop modes. Thermal monitoring and over-current/voltage protection are built-in, and the integrated temperature sensor feeds real-time data to software for dynamic frequency scaling.
What types of external memory interfaces does the MIMXRT1062DVN6B support?
The MIMXRT1062DVN6B supports multiple external memory standards via dedicated controllers: SEMC handles 8/16-bit SDRAM (up to 133/166 MHz), parallel NOR/NAND flash, PSRAM, and 8080 display interfaces; two FlexSPI controllers support Quad/Octal/HyperFlash and RAM with XIP capability; dual uSDHC interfaces comply with eMMC 4.5 (HS200, up to 200 MB/s) and SD/SDIO 3.0 (100 MB/s). These interfaces can operate concurrently, enabling hybrid storage architectures-for example, booting from FlexSPI flash while running code from SDRAM and logging to eMMC.
Is the MIMXRT1062DVN6B pin-compatible with other i.MX RT1060 series variants?
Yes, the MIMXRT1062DVN6B shares the same 225-pin BGA package (13 × 13 mm, 0.8 mm pitch) and pinout with other i.MX RT1060X derivatives in the DVN6B suffix family, including MIMXRT1064DVL6B. Signal assignments for power, ground, clocks, JTAG, USB, Ethernet, and major peripherals are identical. However, some balls designated as GPIO or alternate functions may differ in availability or muxing options between variants-always verify against the specific part's "Ball Assignment" table (Section 6.1.2) and "Functional Contact Assignments" (Section 6.1.3) in the official datasheet before PCB layout.
MIMXRT1062DVN6B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 225-LFBGA
- Series:
- RT1060
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit
- Speed:
- 600MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD/SDIO, SAI, SPDIF, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT
- Number of I/O:
- 149
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- ROM
- EEPROM Size:
- -
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 3.6V
- Data Converters:
- A/D 20x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- 0°C ~ 95°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MIMXRT1062DVN6B FAQ
1.How can I place an order for MIMXRT1062DVN6B through Aetrix?
Please submit a Request for Quotation (RFQ) for MIMXRT1062DVN6B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MIMXRT1062DVN6B reliable?
The price and inventory of MIMXRT1062DVN6B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MIMXRT1062DVN6B is usually 5 days.
3.What payment methods are accepted for MIMXRT1062DVN6B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MIMXRT1062DVN6B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MIMXRT1062DVN6B?
MIMXRT1062DVN6B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MIMXRT1062DVN6B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MIMXRT1062DVN6B?
For technical support, including MIMXRT1062DVN6B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MIMXRT1062DVN6B requirements.
6.How does Aetrix verify that MIMXRT1062DVN6B is sourced from the original manufacturer or authorized distributors?
All MIMXRT1062DVN6B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MIMXRT1062DVN6B meets industry standards.
7.What is the process for return or replacement of MIMXRT1062DVN6B?
All MIMXRT1062DVN6B units undergo pre-shipment inspection (PSI). If there is an issue with MIMXRT1062DVN6B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MIMXRT1062DVN6B part is unused and in its original packaging.
Return procedure for MIMXRT1062DVN6B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MIMXRT1062DVN6B Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

