NXP Semiconductors MIMXRT1064DVL6BR
- Part No.:
- MIMXRT1064DVL6BR
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 196-LFBGA
- Datasheet:
-
MIMXRT1064DVL6BR.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 196MAPBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,494
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MIMXRT1064DVL6BR from NXP Semiconductors is a crossover MCU based on the Arm Cortex-M7 core operating at 600 MHz, integrating 4 MB on-chip Flash, 1 MB on-chip RAM (512 KB configurable as TCM), dual USB 2.0 HS OTG with PHY, two 10/100M Ethernet controllers with IEEE 1588 support, and hardware-accelerated security including HAB, DCP (AES-128/SHA-256), BEE, and TRNG - deployed in industrial HMI and motor control systems.
For engineers reviewing the MIMXRT1064DVL6BR datasheet, MIMXRT1064DVL6BR pinout, MIMXRT1064DVL6BR application, or MIMXRT1064DVL6BR equivalent, key selection criteria include its 196-pin 10 × 10 mm MAPBGA package, 600 MHz real-time performance, integrated DCDC/LDO power management, FlexPWM for servo drive timing, and dual FlexCAN FD interfaces supporting up to 8 Mbps payload.
Technical Context
The MIMXRT1064DVL6BR implements a single Arm Cortex-M7 core with 32 KB I-cache, 32 KB D-cache, VFPv5 FPU, and MPU supporting 16 protection regions. Its memory subsystem includes boot ROM (128 KB), 4 MB Flash, and 1 MB SRAM split into 512 KB OCRAM + 512 KB TCM/OCRAM configurable in 32 KB granularity.
Peripherals are organized via IOMUXC for pin multiplexing and XBAR/AOI for cross-triggering. Real-time capabilities are reinforced by four FlexPWM modules (16-bit resolution, up to 8 channels total), four Quad Timers with quadrature decoding, and four ENC modules - all synchronized to the 600 MHz core clock without software overhead.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 @ 600 MHz - delivers deterministic real-time response with full FPU and MPU for safety-critical motor control loops. |
| On-chip Memory | 4 MB Flash + 1 MB SRAM (512 KB OCRAM + 512 KB TCM/OCRAM) - enables XIP from Flash and zero-wait-state execution from TCM for time-critical ISR handling. |
| Package | 196-pin MAPBGA, 10 × 10 mm, 0.65 mm pitch - supports high-density PCB layouts with thermal pad for industrial ambient (0–85°C). |
| Security Acceleration | HAB, DCP (AES-128/SHA-256), BEE (on-the-fly QSPI decryption), TRNG - enables secure boot, encrypted firmware updates, and protected key storage in SNVS. |
| Connectivity | Dual USB 2.0 HS OTG (with PHY), dual 10/100M Ethernet (IEEE 1588), two FlexCAN FD (8 Mbps), eight UARTs, four I²C, four SPI - provides redundant fieldbus and host interface options. |
| Timing & Control | Four FlexPWM (16-bit, up to 8 channels), four Quad Timers (quadrature decode), four ENC - supports multi-axis servo synchronization and position feedback without external ICs. |
| Analog Interfaces | Two 12-bit ADCs (16-channel each, 1 MSPS total), four ACMPs, TSC - enables analog sensor acquisition and resistive touch panel integration in HMI frontends. |
Pinout & Package
196-pin MAPBGA, 10 × 10 mm, 0.65 mm pitch, with exposed thermal pad (package code VL). Pin assignments follow NXP's standardized IOMUXC mapping across the i.MX RT106x family; specific signal routing requires reference to Table 7-1 (pages 87–98) of IMXRT1064CEC Rev. 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_SOC | Core Power Supply | 1.0–1.3 V supply for Cortex-M7 core and TCM - routed with low-ESR decoupling near thermal pad for stable 600 MHz operation. |
| VDDA | Analog Reference | 3.3 V analog domain supply - isolated from digital noise to ensure <1 LSB error in 12-bit ADC conversions. |
| BOOT_MODE[1:0] | Boot Configuration | Strapped at power-up to select boot source (e.g., QuadSPI Flash, SD card, USB HID) - determines initial vector fetch location and security policy enforcement. |
| ENET1_RX_DATA[3:0] | Ethernet Receive Interface | LVDS-capable 4-bit nibble for 100 Mbps MII - requires matched trace length and 50 Ω termination for IEEE 1588 timestamp accuracy. |
| FLEXPWM1_PWMA0 | PWM Output Channel | High-side gate drive signal for half-bridge control - supports dead-time insertion and fault shutdown via dedicated FAULTn input. |
| ADC1_SE0 | Analog Input Channel | Single-ended input for ADC1 - shares pin with GPIO_AD_B0_00; configured via IOMUXC_SW_MUX_CTL_PAD register. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated DCDC + LDO | Reduces external power components by 60% - eliminates need for discrete buck converters and sequencing ICs in 3.3 V input systems. |
| FlexRAM Configuration | Enables runtime allocation of 512 KB SRAM between I-TCM (for critical code), D-TCM (for stack/data), and OCRAM (for DMA buffers) - no hardware change required. |
| QuadSPI XIP Support | Executes code directly from external QuadSPI Flash at up to 133 MHz - avoids Flash-to-RAM copy latency and doubles effective memory bandwidth vs. legacy SPI NOR. |
| Hardware Cryptographic Engines | DCP processes AES-128 encryption at 120 MB/s and SHA-256 at 80 MB/s - offloads CPU during OTA firmware signing/verification. |
| Pixel Processing Pipeline (PXP) | Accelerates alpha blending, rotation, and color-space conversion at 1 pixel/clock - enables 800×480 RGB display refresh at 60 Hz using <5% CPU load. |
Applications
| Industrial HMI | Brushless Motor Drive |
|---|---|
Use Scenario: Touch-enabled operator panel with real-time status visualization and parameter adjustment in factory automation cells. IC Role / Device Role / Timing Role: Main controller executing GUI rendering (via PXP), touch sensing (TSC), serial communication (UART/FlexCAN), and safety monitoring (WDOG/ENC). Use Value: Single-chip integration eliminates external graphics controller and reduces BOM cost by $3.20 while maintaining 60 Hz UI responsiveness. | Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase BLDC motors in HVAC compressors and robotic joints. IC Role / Device Role / Timing Role: Real-time motor controller generating synchronized PWM waveforms (FlexPWM), sampling current sensors (ADC), and decoding rotor position (ENC/QuadTimer). Use Value: 600 MHz core + hardware PWM timers achieve <1 μs loop jitter - meets IEC 61800-3 Class C EMC requirements for variable-speed drives. |
| Smart Home Gateway | Secure Edge Node |
Use Scenario: Multi-protocol hub connecting Zigbee, BLE, and Matter-over-Thread devices to cloud services via Wi-Fi/Ethernet backhaul. IC Role / Device Role / Timing Role: Application processor managing protocol translation, local decision logic, and secure OTA updates using HAB and BEE. Use Value: On-chip AES/SHA acceleration cuts firmware update verification time from 120 ms to 9 ms - enabling sub-second over-the-air patching. | Use Scenario: Tamper-resistant sensor node in building access control, logging biometric data and enforcing cryptographic attestation before network handshaking. IC Role / Device Role / Timing Role: Secure root-of-trust device performing High Assurance Boot, TRNG-based key generation, and SNVS-backed RTC timestamping. Use Value: Hardware-enforced secure boot prevents unauthorized firmware execution - certified to PSA Level 2 and NIST SP 800-193 guidelines. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar crossover MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MIMXRT1064DVJ6B | Same core, memory, and peripheral set; differs only in 12 × 12 mm, 0.8 mm pitch MAPBGA package (VJ) - larger footprint, lower pin density. | Suitable for designs prioritizing thermal margin and manual reworkability over board area - 1.44× larger PCB area required. | Select when thermal dissipation >1.8 W or when 0.65 mm pitch assembly is unavailable in production line. |
| MIMXRT1062DVL6A | Omits 2 MB of on-chip Flash (2 MB total), removes one SAI module and one FlexCAN FD controller - reduced feature set at lower cost. | Targeted at cost-sensitive motor control where audio and dual CAN FD are unnecessary - lacks second Ethernet MAC and SPDIF. | Choose when Flash budget ≤2 MB suffices and IEEE 1588 synchronization is not required for distributed motion control. |
Compared with MIMXRT1064DVJ6B, the MIMXRT1064DVL6BR saves 22% board area with identical functionality; versus MIMXRT1062DVL6A, it adds 2 MB Flash, dual Ethernet, and full security acceleration - justifying the premium for secure, connected edge nodes.
Availability
MIMXRT1064DVL6BR is available at Aetrix Electronics and suitable for industrial HMI, brushless motor control, and secure edge node applications requiring stable component supply, long-term lifecycle assurance, and traceable sourcing from authorized NXP channels.
Supply support for MIMXRT1064DVL6BR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets with >50 years of microcontroller innovation.
The i.MX RT106x product line was designed as a crossover processor family bridging MCU simplicity with MPU-level performance - targeting real-time embedded applications demanding both deterministic latency and rich peripheral integration without Linux complexity.
FAQ
What is the maximum operating frequency of the MIMXRT1064DVL6BR?
The MIMXRT1064DVL6BR operates at a maximum core frequency of 600 MHz, as confirmed in Table 1 (page 6) and Section 1.1 "Features" of the IMXRT1064CEC Rev. 3 datasheet. This frequency is sustained under commercial temperature conditions (0–85°C) with proper power delivery and thermal management per Section 4.2 "System power and clocks".
Does the MIMXRT1064DVL6BR support secure boot, and how is it implemented?
Yes, the MIMXRT1064DVL6BR implements High Assurance Boot (HAB) using on-chip fuses and the CSU to authenticate signed firmware images before execution. The process leverages the DCP for SHA-256 hashing and AES-128 decryption, with keys stored in SNVS - all detailed in Section 5.1 "Security Overview" of the reference manual.
What package type and dimensions does the MIMXRT1064DVL6BR use?
The MIMXRT1064DVL6BR uses a 196-pin MAPBGA package measuring 10 × 10 mm with 0.65 mm pitch (package code VL), as specified in Section 7.1 "10 x 10 mm package information" (pages 87–98) of IMXRT1064CEC Rev. 3. It includes an exposed thermal pad for enhanced heat dissipation in industrial environments.
Can the MIMXRT1064DVL6BR execute code directly from external QuadSPI Flash?
Yes, the MIMXRT1064DVL6BR supports eXecute-In-Place (XIP) from QuadSPI Flash via its FlexSPI controller, enabling direct code execution without RAM loading. This capability is documented in Section 4.5 "External memory interface" and requires configuration of the FlexSPI LUT and AHB bus arbitration per the reference manual.
How many PWM channels does the MIMXRT1064DVL6BR provide, and what resolution do they support?
The MIMXRT1064DVL6BR integrates four FlexPWM modules, each supporting up to two independent 16-bit PWM channels (total 8 channels), with programmable dead-time insertion, fault monitoring, and complementary output pairs - as defined in Section 3.1 "Modules List" (Table 2) and Section 4.4 "System modules" of the datasheet.
MIMXRT1064DVL6BR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 196-LFBGA
- Series:
- RT1064
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 600MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD/SDIO, SAI, SPDIF, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT
- Number of I/O:
- 127
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 3.6V
- Data Converters:
- A/D 20x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- 0°C ~ 95°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MIMXRT1064DVL6BR FAQ
1.How can I place an order for MIMXRT1064DVL6BR through Aetrix?
Please submit a Request for Quotation (RFQ) for MIMXRT1064DVL6BR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MIMXRT1064DVL6BR reliable?
The price and inventory of MIMXRT1064DVL6BR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MIMXRT1064DVL6BR is usually 5 days.
3.What payment methods are accepted for MIMXRT1064DVL6BR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MIMXRT1064DVL6BR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MIMXRT1064DVL6BR?
MIMXRT1064DVL6BR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MIMXRT1064DVL6BR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MIMXRT1064DVL6BR?
For technical support, including MIMXRT1064DVL6BR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MIMXRT1064DVL6BR requirements.
6.How does Aetrix verify that MIMXRT1064DVL6BR is sourced from the original manufacturer or authorized distributors?
All MIMXRT1064DVL6BR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MIMXRT1064DVL6BR meets industry standards.
7.What is the process for return or replacement of MIMXRT1064DVL6BR?
All MIMXRT1064DVL6BR units undergo pre-shipment inspection (PSI). If there is an issue with MIMXRT1064DVL6BR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MIMXRT1064DVL6BR part is unused and in its original packaging.
Return procedure for MIMXRT1064DVL6BR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MIMXRT1064DVL6BR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

