NXP Semiconductors MIMXRT106ACVL5B
- Part No.:
- MIMXRT106ACVL5B
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 196-LFBGA
- Datasheet:
-
MIMXRT106ACVL5B.pdf
- Description:
- IC MCU 32BIT 128KB ROM 196MAPBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,513
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MIMXRT106ACVL5B from NXP Semiconductors is an industrial-grade Arm Cortex-M7 crossover processor operating at 528 MHz, featuring 1 MB on-chip RAM (512 KB OCRAM + 512 KB TCM), integrated DCDC/LDO power management, and support for LCD/CSI/PXP multimedia acceleration. It delivers real-time deterministic performance for voice-enabled IoT edge devices requiring far-field audio front-end processing.
For engineers reviewing the MIMXRT106ACVL5B datasheet, MIMXRT106ACVL5B pinout, MIMXRT106ACVL5B application, or MIMXRT106ACVL5B equivalent, key selection criteria include industrial temperature range (−40°C to +105°C), 196-pin MAPBGA 10 × 10 mm package with 0.65 mm pitch, dual FlexCAN with FD support, and hardware-accelerated security (HAB/DCP/BEE/TRNG/SNVS).
Technical Context
The MIMXRT106ACVL5B implements a single Arm Cortex-M7 core with 32 KB I-cache, 32 KB D-cache, and full VFPv5 FPU, tightly coupled to 124 GPIOs and four FlexPWM modules (up to 8 channels total) for motor control. Its memory subsystem includes boot ROM (128 KB), flexible OCRAM allocation, and SEMC supporting SDRAM, NAND, NOR, and PSRAM.
It integrates dual USB 2.0 OTG with PHY, two uSDHC controllers (eMMC 4.5/SD 3.0), dual 10/100M Ethernet with IEEE 1588, three SAI modules (I2S/AC97/TDM), SPDIF, MQS, and dedicated PXP for 2D graphics acceleration - all enabled for AVS turnkey implementation per nxp.com/mcu-avs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | Arm Cortex-M7 @ 528 MHz with FPU, MPU, and CoreSight debug |
| On-Chip Memory | 1 MB RAM: 512 KB OCRAM + 512 KB configurable TCM (ITCM/DTCM) |
| Package | 196-pin MAPBGA, 10 × 10 mm, 0.65 mm pitch, industrial grade (−40°C to +105°C) |
| Security Acceleration | HAB, DCP (AES-128/SHA-256/CRC-32), BEE (on-the-fly QSPI decryption), TRNG, SNVS |
| Audio & Video | 3× SAI, SPDIF, MQS, LCDIF (WXGA), CSI (24-bit parallel), PXP 2D graphics engine |
| Connectivity | 2× USB 2.0 OTG w/PHY, 2× uSDHC (eMMC 4.5/SD 3.0), 2× 10/100M ENET w/IEEE 1588, 2× FlexCAN w/FD |
| Timers & PWM | 2× GPT, 4× PIT, 4× QTimer, 4× FlexPWM (8-channel total), 4× ENC |
Pinout & Package
196-pin MAPBGA, 10 × 10 mm body, 0.65 mm pitch, 1.0 mm max height, RoHS-compliant plastic package with exposed thermal pad (see NXP IMXRT1060IEC Rev. 4, Section 6.1).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_SOC | Core Power Supply | 1.0–1.3 V supply for Cortex-M7 core and TCM; requires tight regulation and local decoupling |
| VDDA | Analog Power Supply | 3.3 V analog domain input for ADC/ACMP/TSC; isolated from digital noise paths |
| BOOT_MODE[1:0] | Boot Configuration | Strapped pins determining boot source (e.g., QuadSPI Flash, SD card, USB); critical for secure HAB flow |
| ENET_RX_DATA[3:0] | Ethernet Receive Interface | 4-bit LVDS-capable inputs for 10/100M Ethernet MAC; require controlled impedance routing |
| CSI_DATA[23:0] | Parallel Camera Input | 24-bit wide synchronous interface supporting RGB888/YUV444/CCIR656; routed as high-speed DDR group |
| FLEXSPI_A_DATA[3:0] | QuadSPI Data Bus | Dual-channel x4 data lines for XIP-capable NOR/NAND/Flash; supports on-the-fly BEE decryption |
Key Features
| Feature | Design Value |
|---|---|
| Far-Field Audio Front End (AFE) | Hardware-optimized signal path via SAI + PDM microphones + DSP-ready memory map for AVS integration |
| Turnkey AVS Solution | Pre-certified firmware stack and reference design (nxp.com/mcu-avs) enabling Alexa Voice Service deployment without cloud dependency |
| Integrated Power Management | On-die DCDC + LDO eliminates external PMIC; reduces BOM count and simplifies power sequencing for industrial designs |
| Secure Boot & Runtime | HAB enforces signed image authentication; DCP/BEE provide AES-128 encryption for code/data in transit and at rest |
| Real-Time Graphics Acceleration | PXP engine enables hardware compositing, rotation, color-space conversion, and alpha blending at pixel-clock rate for HMI displays |
Applications
| Industrial HMI | Smart Home Gateway |
|---|---|
Use Scenario: Touch-enabled panel with animated UI, real-time sensor visualization, and local voice command response. IC Role / Device Role / Timing Role: Primary application processor executing FreeRTOS/Linux, driving LCD via LCDIF and PXP, managing touch via TSC, and handling voice via SAI/MQS. Use Value: Deterministic 528 MHz Cortex-M7 execution ensures sub-100 ms UI refresh and voice wake-word latency without external co-processor. | Use Scenario: Multi-protocol hub aggregating Zigbee, Matter-over-Thread, and BLE devices while hosting local voice assistant. IC Role / Device Role / Timing Role: Central controller running AVS firmware stack, interfacing to multiple radios via UART/SPI, and performing local speech processing using eDMA-accelerated audio buffers. Use Value: Integrated dual FlexCAN, USB OTG, and uSDHC enable concurrent wired/wireless connectivity without host CPU overhead. |
| Motor-Control Edge Node | Industrial Audio Analytics |
Use Scenario: Compact servo drive with field-oriented control (FOC), real-time fault monitoring, and predictive maintenance telemetry. IC Role / Device Role / Timing Role: Real-time motion controller using FlexPWM (8-channel) for 3-phase inverter gate drive, ENC for position feedback, and GPT for precise timing loops. Use Value: Tightly coupled GPIOs and hardware timer synchronization eliminate jitter in PWM generation and current sampling windows. | Use Scenario: Acoustic anomaly detector in factory equipment using microphone array and spectral analysis. IC Role / Device Role / Timing Role: Audio preprocessing unit capturing multi-channel PDM data via SAI, applying FFT via CMSIS-DSP on Cortex-M7, and triggering alerts via Ethernet/UART. Use Value: Dedicated SAI modules with DMA offload sustain 48 kHz × 4-channel audio streams while leaving >85% CPU bandwidth for analytics. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar crossover processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MIMXRT1062CVL5B | Same core, memory, package, and peripherals; lacks AVS-specific firmware qualification and pre-integrated AFE tuning | General-purpose industrial HMI/motor control; no out-of-box AVS certification | Select when full AVS stack integration is unnecessary and cost optimization is prioritized |
| MIMXRT106FCVL5B | Identical silicon and package; optimized for vision-based inference (face/emotion recognition) with different firmware bundle | Camera-centric edge AI (e.g., access control, occupancy sensing); not tuned for audio beamforming | Select only when primary use case is vision analytics; AVS audio pipeline not validated |
Compared with MIMXRT1062CVL5B and MIMXRT106FCVL5B, the MIMXRT106ACVL5B uniquely provides NXP's certified AVS firmware stack, factory-tuned far-field AFE parameters, and documented reference design for Alexa integration - reducing time-to-market for voice-enabled IoT products by ≥12 weeks.
Availability
MIMXRT106ACVL5B is available at Aetrix Electronics and suitable for industrial HMI, smart home gateways, and motor-control edge nodes requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for MIMXRT106ACVL5B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in Arm-based crossover processors and edge AI acceleration.
The i.MX RT1060 product line was designed specifically for real-time, secure, and multimedia-rich industrial edge applications - bridging the gap between microcontrollers and application processors through Cortex-M7 performance with MCU-level power efficiency and toolchain familiarity.
FAQ
What is the operating temperature range of the MIMXRT106ACVL5B?
The MIMXRT106ACVL5B is rated for industrial operation from −40°C to +105°C junction temperature, validated per JEDEC JESD22-A104 and supported by its 10 × 10 mm MAPBGA package with enhanced thermal dissipation. This range ensures reliable deployment in factory automation panels, outdoor gateways, and enclosed motor drives where ambient temperatures exceed commercial-grade limits. The MIMXRT106ACVL5B includes an on-die temperature sensor with programmable trim points for system-level thermal monitoring.
Does the MIMXRT106ACVL5B support secure boot and runtime encryption?
Yes, the MIMXRT106ACVL5B includes hardware-enforced High Assurance Boot (HAB) for authenticated image loading, Data Co-Processor (DCP) for AES-128/SHA-256/CRC-32 acceleration, Bus Encryption Engine (BEE) for on-the-fly QSPI Flash decryption, True Random Number Generator (TRNG), and Secure Non-Volatile Storage (SNVS) with secure RTC. These features are fully operational in the MIMXRT106ACVL5B and validated for AVS-certified deployments per nxp.com/mcu-avs.
What display interfaces does the MIMXRT106ACVL5B support?
The MIMXRT106ACVL5B supports parallel RGB LCD up to WXGA resolution (1366 × 768), 8/16/24-bit MPU/8080 smart LCD interface, and hardware-accelerated 2D graphics via the Pixel Processing Pipeline (PXP). It includes dedicated LCDIF controller with alpha blending, chroma key, rotation (90°/180°/270°), and color-space conversion - all confirmed functional in the MIMXRT106ACVL5B per IMXRT1060IEC Rev. 4 Table 1 and Section 4.6.
Is the MIMXRT106ACVL5B pin-compatible with other i.MX RT106x variants in the same package?
Yes, the MIMXRT106ACVL5B shares identical 196-pin MAPBGA 10 × 10 mm mechanical footprint and pinout with MIMXRT1061CVL5B, MIMXRT1062CVL5B, MIMXRT106SCVL5B, and other "VL" suffix variants. All share the same I/O assignment, power domain mapping, and boot configuration pin layout - enabling PCB reuse across AVS, vision, local voice, and general-purpose derivatives without layout changes.
What audio interfaces are integrated into the MIMXRT106ACVL5B?
The MIMXRT106ACVL5B integrates three Synchronous Audio Interfaces (SAI) supporting I2S, AC97, TDM, and codec/DSP protocols; one S/PDIF transmitter/receiver; and Medium Quality Sound (MQS) output via GPIO for stereo PWM audio. These are fully enabled in the MIMXRT106ACVL5B and form the foundation of its far-field AFE - verified in the AVS turnkey solution referenced at nxp.com/mcu-avs.
MIMXRT106ACVL5B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 196-LFBGA
- Series:
- RT1060
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 528MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD/SDIO, SAI, SPDIF, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT
- Number of I/O:
- 127
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- ROM
- EEPROM Size:
- -
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 3.6V
- Data Converters:
- A/D 20x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MIMXRT106ACVL5B FAQ
1.How can I place an order for MIMXRT106ACVL5B through Aetrix?
Please submit a Request for Quotation (RFQ) for MIMXRT106ACVL5B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MIMXRT106ACVL5B reliable?
The price and inventory of MIMXRT106ACVL5B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MIMXRT106ACVL5B is usually 5 days.
3.What payment methods are accepted for MIMXRT106ACVL5B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MIMXRT106ACVL5B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MIMXRT106ACVL5B?
MIMXRT106ACVL5B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MIMXRT106ACVL5B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MIMXRT106ACVL5B?
For technical support, including MIMXRT106ACVL5B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MIMXRT106ACVL5B requirements.
6.How does Aetrix verify that MIMXRT106ACVL5B is sourced from the original manufacturer or authorized distributors?
All MIMXRT106ACVL5B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MIMXRT106ACVL5B meets industry standards.
7.What is the process for return or replacement of MIMXRT106ACVL5B?
All MIMXRT106ACVL5B units undergo pre-shipment inspection (PSI). If there is an issue with MIMXRT106ACVL5B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MIMXRT106ACVL5B part is unused and in its original packaging.
Return procedure for MIMXRT106ACVL5B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MIMXRT106ACVL5B Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

