My Inquiry
My Account
NXP Semiconductors MIMXRT106SDVL6B
- Part No.:
- MIMXRT106SDVL6B
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 196-LFBGA
- Datasheet:
-
MIMXRT106SDVL6B.pdf
- Description:
- IC MCU 32BIT 196MAPBGA
- Quantity:
- Payment:
- Shipping:
Inventory:960
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MIMXRT106SDVL6B from NXP Semiconductors is an industrial-grade Arm Cortex-M7 crossover processor operating at 528 MHz, featuring 1 MB on-chip RAM (512 KB OCRAM + 512 KB TCM), dual FlexSPI interfaces with XIP support, and integrated DCDC/LDO power management. It delivers real-time HMI control, motor drive timing, and secure boot for industrial edge devices requiring deterministic response and low external BOM count.
For engineers reviewing the MIMXRT106SDVL6B datasheet, MIMXRT106SDVL6B pinout, MIMXRT106SDVL6B application, or MIMXRT106SDVL6B equivalent, this page provides verified package mapping, confirmed peripheral set (including FlexPWM ×4, ENC ×4, SAI ×3, USB OTG ×2, Ethernet ×2), and validated alternatives for industrial HMI, motor control, and voice-enabled IoT gateway designs.
Technical Context
The MIMXRT106SDVL6B implements a single Arm Cortex-M7 core with 32 KB I-cache, 32 KB D-cache, and full VFPv5 FPU-enabling high-precision math for motor vector control and audio preprocessing. Its memory subsystem includes boot ROM (128 KB), flexible OCRAM allocation, and SEMC for external SDRAM/NAND.
Peripherals are routed via IOMUXC with centralized pad control: four FlexPWM modules (16-bit resolution, fault protection), four quadrature encoders, two GPTs, and dual uSDHC supporting eMMC 4.5 (200 MB/s) and SD 3.0 (100 MB/s). Security is enforced by HAB, DCP (AES-128/SHA-256), BEE (on-the-fly QSPI decryption), and SNVS with secure RTC.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 @ 528 MHz - enables real-time deterministic execution for motor commutation and audio frame processing |
| On-chip RAM | 1 MB total: 512 KB OCRAM + 512 KB TCM - supports tight-loop control code in TCM and data buffers in OCRAM |
| FlexSPI Interfaces | Two dual-channel QuadSPI - enables simultaneous XIP from two flash devices, reducing boot time and memory footprint |
| Power Management | Integrated DCDC + LDO - eliminates need for external PMIC, simplifies power sequencing and reduces board area |
| Security Accelerators | HAB, DCP (AES-128/SHA-256), BEE - provides authenticated boot, encrypted firmware storage, and runtime decryption of external QSPI |
| Industrial Temp Range | -40°C to +105°C - qualified for operation in factory automation, HVAC, and transportation control environments |
| GPIO Count | 127 GPIOs (124 tightly coupled) - supports direct high-speed peripheral interfacing without latency penalty |
Pinout & Package
196-pin MAPBGA, 10 × 10 mm, 0.65 mm pitch - compact industrial-grade package compatible with standard reflow profiles and automated assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_SOC | Core logic supply | Accepts regulated 0.9–1.3 V from internal DCDC; critical for stable 528 MHz operation |
| VDDA | Analog reference supply | Provides clean 3.3 V for ADC/ACMP; requires dedicated filtering per datasheet layout guidelines |
| BOOT_MODE0/1 | Boot configuration | Determines boot source (FlexSPI, SD, UART); must be pulled high/low during reset for reliable startup |
| FLEXSPI_A_DATA0–3 | QuadSPI data bus | Supports XIP from NOR/NAND flash; bidirectional with internal pull-ups enabled in boot mode |
| ENET_RXD0/1, TXD0/1 | Ethernet PHY interface | 10/100 Mbps RMII signals; require 50 Ω impedance control and AC coupling per IEEE 802.3 |
| SAI1_TX_BCLK, TX_SYNC | Audio clock & sync | Drives I2S master clock and frame sync for codec interfacing; jitter < 50 ps RMS required |
Key Features
| Feature | Design Value |
|---|---|
| Flexible RAM allocation | 32 KB granularity partitioning of 1 MB on-chip RAM between I-TCM, D-TCM, and OCRAM - optimizes cache vs. buffer trade-off for real-time tasks |
| Four FlexPWM modules | Each with 8 channels, 16-bit resolution, and hardware fault protection - enables three-phase motor control with dead-time insertion and cycle-by-cycle current limiting |
| Dual uSDHC controllers | MMC 4.5 HS200 (200 MB/s) + SD 3.0 UHS-I (100 MB/s) - supports local firmware updates and high-throughput data logging without CPU overhead |
| Secure boot chain | HAB v4 + DCP + SNVS - ensures only cryptographically signed firmware executes, with tamper-resistant key storage in secure non-volatile memory |
| Low-power peripherals | LPI2C, LPSPI, LPUART active in STOP modes - enables always-on sensor monitoring with sub-10 µA system sleep current |
Applications
| Industrial HMI Panel | Smart Motor Drive Controller |
|---|---|
Use Scenario: Touch-enabled display panel in factory floor equipment with real-time alarm visualization and parameter adjustment. IC Role / Device Role / Timing Role: Main application processor executing GUI framework, driving parallel RGB LCD (WXGA), and managing touch controller via I2C. Use Value: Integrated PXP graphics accelerator offloads bitblit/rotation/composition from CPU, enabling smooth 60 fps UI rendering while reserving M7 cycles for PLC logic. | Use Scenario: Compact servo drive controlling BLDC motors in packaging machinery with position feedback and safety monitoring. IC Role / Device Role / Timing Role: Real-time motion controller generating PWM waveforms, decoding quadrature encoder signals, and executing field-oriented control (FOC) loops. Use Value: Four FlexPWM modules deliver synchronized 16-bit PWM outputs with hardware dead-time insertion and fault-triggered shutdown - eliminating external gate drivers and improving reliability. |
| Voice-Enabled Edge Gateway | Secure Industrial Data Logger |
Use Scenario: Local voice command hub in building automation systems performing far-field wake-word detection and command parsing. IC Role / Device Role / Timing Role: Audio preprocessing engine capturing from MEMS mic array via SAI, running neural network inference on Cortex-M7, and streaming results over Ethernet. Use Value: Three SAI modules support multi-channel I2S input, MQS output for speaker feedback, and SPDIF for legacy audio integration - all with sample-rate independence and low-latency DMA paths. | Use Scenario: Ruggedized data acquisition unit collecting sensor readings (temperature, vibration, pressure) and storing encrypted logs to eMMC. IC Role / Device Role / Timing Role: Secure data concentrator with AES-128 encryption (DCP), tamper-proof RTC timestamping (SNVS), and dual uSDHC for redundant storage. Use Value: Bus Encryption Engine (BEE) decrypts QSPI flash on-the-fly during boot and runtime, ensuring firmware integrity without performance penalty or external crypto IC. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar crossover processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MIMXRT1062CVL5B | Same core, frequency, RAM, and package; includes LCDIF, CSI, and PXP - full multimedia feature set | Required for designs needing camera input or advanced 2D graphics acceleration | Select when display/camera interfaces are mandatory; MIMXRT106SDVL6B omits these to reduce cost and attack surface |
| MIMXRT1061CVL5B | Same core, frequency, RAM, and package; excludes LCDIF, CSI, PXP, and one SAI module | Suitable for headless control applications without display/audio output requirements | Choose for pure control-focused designs where MIMXRT106SDVL6B's additional SAI and security features justify its industrial qualification |
Compared with MIMXRT1062CVL5B, MIMXRT106SDVL6B removes display/camera blocks but retains full audio and security; versus MIMXRT1061CVL5B, it adds industrial temp grade, extra SAI channel, and enhanced security features-making it optimal for certified industrial voice/IoT edge nodes.
Availability
MIMXRT106SDVL6B is available at Aetrix Electronics and suitable for industrial HMI, motor control, and secure voice-enabled IoT gateway applications requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for MIMXRT106SDVL6B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in Arm-based microcontrollers and crossover processors.
The i.MX RT1060 family-including MIMXRT106SDVL6B-is designed specifically for industrial edge applications demanding real-time responsiveness, robust security, and rich peripheral integration without Linux complexity.
FAQ
What is the maximum operating frequency of the MIMXRT106SDVL6B?
The MIMXRT106SDVL6B operates at a maximum core frequency of 528 MHz. This speed is guaranteed across the full industrial temperature range (-40°C to +105°C) and supported by the on-chip PLL and voltage regulation circuitry. The device achieves this performance using the Arm Cortex-M7 core with 32 KB instruction and data caches, enabling high throughput for real-time control and signal processing tasks in the MIMXRT106SDVL6B.
Does the MIMXRT106SDVL6B include integrated power management?
Yes, the MIMXRT106SDVL6B integrates a DCDC converter and multiple LDOs to generate core, analog, and I/O supply voltages. This eliminates the need for external PMIC components, simplifies power sequencing, and reduces bill-of-materials cost. The DCDC supports output voltages from 0.9 V to 1.3 V in run mode and includes over-current and over-voltage protection-key design advantages confirmed in the MIMXRT106SDVL6B datasheet.
Which security features are implemented in hardware on the MIMXRT106SDVL6B?
The MIMXRT106SDVL6B includes High Assurance Boot (HAB), Data Co-Processor (DCP) for AES-128/SHA-256, Bus Encryption Engine (BEE) for on-the-fly QSPI decryption, True Random Number Generator (TRNG), and Secure Non-Volatile Storage (SNVS) with secure RTC. These features are silicon-verified and documented in the i.MX RT1060 reference manual-ensuring that firmware authentication, encrypted storage, and tamper-resistant timekeeping are natively supported in the MIMXRT106SDVL6B.
Can the MIMXRT106SDVL6B support external SDRAM?
Yes, the MIMXRT106SDVL6B supports 8-bit and 16-bit SDRAM interfaces via its SEMC (Static Memory Controller), with timing compliant up to SDRAM-133/SDRAM-166. This capability allows expansion of system memory beyond the 1 MB on-chip RAM, enabling larger buffers for video processing, data logging, or protocol stacks. The SEMC interface is fully configurable and validated for industrial use in the MIMXRT106SDVL6B.
What is the package type and pin count of the MIMXRT106SDVL6B?
The MIMXRT106SDVL6B uses a 196-pin MAPBGA package measuring 10 mm × 10 mm with 0.65 mm pitch. This compact, thermally efficient package is optimized for industrial PCB layouts and supports standard reflow soldering processes. Pin assignments-including power, ground, FlexSPI, Ethernet, and peripheral signals-are fully documented in the i.MX RT1060 datasheet for the MIMXRT106SDVL6B.
MIMXRT106SDVL6B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 196-LFBGA
- Series:
- RT1060
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 600MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD/SDIO, SAI, SPDIF, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT
- Number of I/O:
- 127
- Program Memory Size:
- -
- Program Memory Type:
- External Program Memory
- EEPROM Size:
- -
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 3.6V
- Data Converters:
- A/D 20x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- 0°C ~ 95°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MIMXRT106SDVL6B FAQ
1.How can I place an order for MIMXRT106SDVL6B through Aetrix?
Please submit a Request for Quotation (RFQ) for MIMXRT106SDVL6B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MIMXRT106SDVL6B reliable?
The price and inventory of MIMXRT106SDVL6B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MIMXRT106SDVL6B is usually 5 days.
3.What payment methods are accepted for MIMXRT106SDVL6B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MIMXRT106SDVL6B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MIMXRT106SDVL6B?
MIMXRT106SDVL6B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MIMXRT106SDVL6B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MIMXRT106SDVL6B?
For technical support, including MIMXRT106SDVL6B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MIMXRT106SDVL6B requirements.
6.How does Aetrix verify that MIMXRT106SDVL6B is sourced from the original manufacturer or authorized distributors?
All MIMXRT106SDVL6B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MIMXRT106SDVL6B meets industry standards.
7.What is the process for return or replacement of MIMXRT106SDVL6B?
All MIMXRT106SDVL6B units undergo pre-shipment inspection (PSI). If there is an issue with MIMXRT106SDVL6B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MIMXRT106SDVL6B part is unused and in its original packaging.
Return procedure for MIMXRT106SDVL6B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MIMXRT106SDVL6B Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
