My Inquiry
My Account
NXP Semiconductors MIMXRT106VDVL6B
- Part No.:
- MIMXRT106VDVL6B
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- -
- Datasheet:
-
MIMXRT106VDVL6B.pdf
- Description:
- IC MCU
- Quantity:
- Payment:
- Shipping:
Inventory:456
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MIMXRT106VDVL6B from NXP Semiconductors is a crossover processor based on the Arm Cortex-M7 core operating at 600 MHz, featuring 1 MB on-chip RAM (512 KB configurable as TCM), dual FlexSPI interfaces with XIP support, dual 10/100 Ethernet controllers with IEEE 1588, and integrated DCDC/LDO power management. It targets industrial HMI and motor control systems requiring real-time deterministic response and rich peripheral integration.
For engineers reviewing the MIMXRT106VDVL6B datasheet, MIMXRT106VDVL6B pinout, MIMXRT106VDVL6B application, or MIMXRT106VDVL6B equivalent, key selection criteria include its 225-pin BGA package, -40°C to +125°C junction temperature rating, dual CAN FD capability, LCDIF/CSI multimedia support, and secure boot via HAB/DCP/BEE.
Technical Context
The MIMXRT106VDVL6B implements a single Arm Cortex-M7 core with 32 KB I-cache, 32 KB D-cache, and full VFPv5 FPU, enabling high-throughput deterministic execution. Its memory subsystem includes boot ROM (128 KB), FlexRAM allocator for dynamic TCM/OCRAM partitioning, and SEMC supporting SDRAM-166, NAND, NOR, and PSRAM.
Peripherals are routed through IOMUXC with centralized pad control and feature hardware-accelerated security blocks: HAB for authenticated boot, DCP for AES-128/SHA-256, BEE for on-the-fly FlexSPI decryption, and SNVS with secure RTC. The GPC hardware power controller manages low-power modes including stop and standby with retained SRAM.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 @ 600 MHz - delivers real-time deterministic performance for motor control loops and HMI rendering. |
| On-chip RAM | 1 MB total: 512 KB flexibly allocatable between I-TCM/D-TCM/OCRAM, 512 KB dedicated OCRAM - enables cache-sensitive code placement and DMA buffer isolation. |
| FlexSPI Interfaces | Two independent dual-channel Quad SPI controllers - supports concurrent XIP from two external flash devices with hardware decryption via BEE. |
| Ethernet | Dual 10/100 MAC with IEEE 1588 timestamping - enables time-synchronized industrial networking without external PHY timing add-ons. |
| Security | HAB v4, DCP (AES-128/SHA-256), BEE (AES-128 CTR), TRNG, SNVS - provides chain-of-trust boot, encrypted firmware storage, and secure key lifecycle management. |
| Analog Peripherals | Two 12-bit ADCs (20-channel total), four ACMPs, temperature sensor - supports closed-loop analog sensing in motor drives and environmental monitoring. |
| Package | 225-pin BGA, 13 × 13 mm, 0.8 mm pitch - compatible with standard PCB assembly processes and thermal vias for industrial-grade thermal dissipation. |
Pinout & Package
225-pin plastic BGA package, 13 mm × 13 mm body size, 0.8 mm ball pitch, RoHS-compliant, moisture sensitivity level 3 (MSL3).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_SOC | Core logic supply | 1.0–1.3 V input for Cortex-M7 core and internal peripherals; requires tight regulation and local decoupling. |
| VDDA | Analog supply | 3.3 V analog domain input for ADC, ACMP, and temperature sensor; must be filtered separately from digital rails. |
| BOOT_MODE[1:0] | Boot configuration | Strapped at power-up to select boot source (FlexSPI, SD, USB, etc.); determines initial vector fetch location. |
| ENET1_RX_DATA[3:0] | Ethernet receive data | LVDS-capable 4-bit nibble for 100 Mbps RMII; requires matched trace lengths and 50 Ω termination to PHY. |
| FLEXSPI_A_DATA[3:0] | Quad SPI data I/O | Bidirectional DQ lines for primary FlexSPI interface; supports DDR mode up to 166 MHz for high-speed XIP. |
| WDOG_B | Watchdog reset output | Active-low open-drain signal asserting system reset if RTWDOG timer expires unrefreshed. |
Key Features
| Feature | Design Value |
|---|---|
| Dynamic TCM/OCRAM allocation | FlexRAM controller enables runtime reconfiguration of 512 KB RAM into I-TCM/D-TCM/OCRAM in 32 KB increments - optimizes cache hit rate and DMA buffer layout per application phase. |
| Hardware crypto acceleration | DCP executes AES-128/SHA-256 in <500 cycles per block - reduces firmware signing/verification latency by >90% vs. software-only implementation. |
| Dual CAN FD + Classic CAN | Three FlexCAN modules: two legacy CAN 2.0B + one CAN FD (up to 8 Mbps, 64-byte payloads) - supports mixed automotive/industrial network topologies without protocol translation gateways. |
| Integrated DCDC converter | On-die buck regulator generating 0.9–1.3 V core voltage from 3.3 V input - eliminates external PMIC, reduces BOM count, and simplifies power sequencing. |
| Real-time trace support | TPIU + CoreSight debug infrastructure enables off-chip streaming of instruction trace at full 600 MHz core speed - critical for timing-critical ISR analysis and jitter profiling. |
Applications
| Industrial HMI | Motor Control Drive |
|---|---|
Use Scenario: Touch-enabled panel running Qt-based GUI with real-time PLC communication and local data logging. IC Role / Device Role / Timing Role: Main application processor executing Linux/FreeRTOS, driving RGB LCDIF at WXGA resolution while managing EtherCAT over ENET with sub-100 µs jitter. Use Value: Integrated PXP graphics accelerator offloads bitblit/rotation from CPU; dual FlexSPI enables secure firmware updates from encrypted QSPI flash without host intervention. | Use Scenario: Field-oriented control (FOC) of 3-phase BLDC motor with current sensing, encoder feedback, and safety shutdown. IC Role / Device Role / Timing Role: Real-time control unit executing 20 kHz PWM loops via FlexPWM with synchronized ADC sampling and quadrature decoding via ENC modules. Use Value: Tightly coupled GPIOs clocked at 600 MHz enable precise edge-aligned PWM generation; on-chip ADCs sample current shunts with <1 µs conversion latency. |
| Smart Building Gateway | Secure Edge Node |
Use Scenario: Protocol-agnostic gateway aggregating Modbus RTU, BACnet MS/TP, and KNX traffic into MQTT over TLS to cloud platform. IC Role / Device Role / Timing Role: Network concentrator with dual Ethernet ports handling time-synchronized packet forwarding and LPI2C/LPSPI peripheral bridging. Use Value: IEEE 1588 hardware timestamping ensures deterministic inter-device synchronization; FlexIO emulates legacy serial protocols without external UART expanders. | Use Scenario: Tamper-resistant sensor node performing local AI inference on vibration data before encrypted upload. IC Role / Device Role / Timing Role: Secure edge compute engine using SNVS-backed keys to sign sensor outputs and decrypt OTA model updates via BEE-decrypted FlexSPI flash. Use Value: HAB validates signed bootloader; DCP accelerates SHA-256 hash of sensor buffers; TRNG seeds cryptographic operations with hardware entropy. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar crossover processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MIMXRT1062XVN5B | Same 225-pin BGA package, identical 600 MHz Cortex-M7 core, but rated for -40°C to +105°C (not +125°C); lacks LCDIF/CSI/PXP graphics blocks. | Suitable for non-display industrial control where extended temperature range is not required and multimedia peripherals are unused. | Select when thermal margin is sufficient and display/camera interfaces are unnecessary - reduces cost and software footprint. |
| MIMXRT1176CVMAA | Dual-core (Cortex-M7 + Cortex-M4), higher 1 GHz M7 clock, 2 MB RAM, advanced MIPI-CSI/DSI, but 289-pin BGA (14 × 14 mm) and different pinout. | Targets next-gen HMI with AI vision processing and dual-display output - requires PCB redesign and toolchain migration. | Choose only when needing >600 MHz deterministic throughput, dual-core partitioning, or MIPI interfaces - not a drop-in replacement. |
Compared with MIMXRT1062XVN5B, the MIMXRT106VDVL6B adds extended temperature operation (+125°C) and full multimedia support (LCDIF/CSI/PXP), while MIMXRT1176CVMAA offers higher performance and newer interfaces at the cost of package incompatibility and increased design complexity.
Availability
MIMXRT106VDVL6B is available at Aetrix Electronics and suitable for industrial HMI, motor control drives, smart building gateways, and secure edge nodes requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for MIMXRT106VDVL6B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The i.MX RT series targets the crossover segment between microcontrollers and application processors, delivering MCU-like real-time determinism with MPU-level peripheral richness for demanding embedded applications.
FAQ
What is the maximum operating frequency of the MIMXRT106VDVL6B?
The MIMXRT106VDVL6B operates at a maximum core frequency of 600 MHz using the Arm Cortex-M7 processor. This frequency is achievable under specified voltage (1.0–1.3 V VDD_SOC) and temperature (-40°C to +125°C) conditions, with appropriate thermal management and power delivery. The device's PLL architecture supports stable clock generation at this rate with low jitter for real-time deterministic execution.
Does the MIMXRT106VDVL6B support secure boot and firmware encryption?
Yes, the MIMXRT106VDVL6B integrates multiple hardware security features: High Assurance Boot (HAB) validates signed firmware images during startup; Data Co-Processor (DCP) accelerates AES-128 and SHA-256 operations; Bus Encryption Engine (BEE) performs on-the-fly decryption of FlexSPI flash contents; and Secure Non-Volatile Storage (SNVS) protects keys and secure RTC. These features collectively enable a robust root-of-trust architecture for the MIMXRT106VDVL6B.
What memory interfaces does the MIMXRT106VDVL6B support?
The MIMXRT106VDVL6B supports SEMC for SDRAM-166, parallel NOR/NAND flash, PSRAM, and 8080 display interfaces; two FlexSPI controllers for Quad/Octal SPI flash with XIP and BEE decryption; and SD/eMMC 4.5/SDIO 3.0 via uSDHC. It does not support LPDDR or DDR3L directly - external memory bandwidth is optimized for deterministic real-time access rather than high-throughput streaming.
Is the MIMXRT106VDVL6B pin-compatible with other i.MX RT106x variants?
The MIMXRT106VDVL6B uses the same 225-pin BGA (13 × 13 mm, 0.8 mm pitch) package as MIMXRT1061XVN5B and MIMXRT1062XVN5B, with identical mechanical and thermal characteristics. However, functional pin assignments differ across variants - for example, LCDIF and CSI signals present on MIMXRT106VDVL6B may be repurposed as GPIO or alternate functions on derivatives lacking those peripherals. Always verify signal mapping against the specific variant's ball map.
What development tools are officially supported for the MIMXRT106VDVL6B?
NXP officially supports MCUXpresso IDE, SDK, and Config Tools for the MIMXRT106VDVL6B, along with EVK-MIMXRT1060 and MIMXRT1064-EVK evaluation kits. The device is compatible with J-Link, CMSIS-DAP, and SEGGER Ozone for debugging, and supports FreeRTOS, Zephyr, and bare-metal development. NXP provides reference designs for industrial HMI and motor control that target the MIMXRT106VDVL6B specifically.
MIMXRT106VDVL6B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- -
- Series:
- -
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- -
- Core Size:
- -
- Speed:
- -
- Connectivity:
- -
- Peripherals:
- -
- Number of I/O:
- -
- Program Memory Size:
- -
- Program Memory Type:
- -
- EEPROM Size:
- -
- RAM Size:
- -
- Voltage - Supply (Vcc/Vdd):
- -
- Data Converters:
- -
- Oscillator Type:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
MIMXRT106VDVL6B FAQ
1.How can I place an order for MIMXRT106VDVL6B through Aetrix?
Please submit a Request for Quotation (RFQ) for MIMXRT106VDVL6B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MIMXRT106VDVL6B reliable?
The price and inventory of MIMXRT106VDVL6B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MIMXRT106VDVL6B is usually 5 days.
3.What payment methods are accepted for MIMXRT106VDVL6B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MIMXRT106VDVL6B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MIMXRT106VDVL6B?
MIMXRT106VDVL6B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MIMXRT106VDVL6B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MIMXRT106VDVL6B?
For technical support, including MIMXRT106VDVL6B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MIMXRT106VDVL6B requirements.
6.How does Aetrix verify that MIMXRT106VDVL6B is sourced from the original manufacturer or authorized distributors?
All MIMXRT106VDVL6B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MIMXRT106VDVL6B meets industry standards.
7.What is the process for return or replacement of MIMXRT106VDVL6B?
All MIMXRT106VDVL6B units undergo pre-shipment inspection (PSI). If there is an issue with MIMXRT106VDVL6B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MIMXRT106VDVL6B part is unused and in its original packaging.
Return procedure for MIMXRT106VDVL6B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MIMXRT106VDVL6B Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
