NXP Semiconductors MIMXRT1176DVMAA
- Part No.:
- MIMXRT1176DVMAA
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 289-LFBGA
- Datasheet:
-
MIMXRT1176DVMAA.pdf
- Description:
- IC MCU 32BIT EXT MEM 289MAPBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,744
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MIMXRT1176DVMAA from NXP is a dual-core Arm® Cortex®-M7 (1 GHz) + Cortex®-M4 (400 MHz) crossover MCU with 2 MB on-chip SRAM (512 KB M7 TCM + 256 KB M4 TCM + 1 MB RAM), hardware AES-128/256 encryption, and support for MIPI DSI/CSI interfaces - deployed in industrial HMI and edge AI inference gateways requiring deterministic real-time response and secure boot.
For engineers reviewing the MIMXRT1176DVMAA datasheet, MIMXRT1176DVMAA pinout, MIMXRT1176DVMAA application, or MIMXRT1176DVMAA equivalent, key selection criteria include dual-core clock speeds, ECC-protected SRAM partitioning, TSN-capable Gigabit Ethernet, OpenVG 1.1 graphics acceleration, and EdgeLock™ Assurance security certification.
Technical Context
The MIMXRT1176DVMAA implements asymmetric dual-core execution: the Cortex-M7 core handles high-throughput tasks (GUI rendering, ML inference) at 1 GHz with 32 KB I/D-cache and FPU, while the Cortex-M4 executes deterministic real-time control (motor commutation, sensor fusion) at 400 MHz with 256 KB TCM and parity-checked caches. Both cores share access to the Memory Crypto Engine and external memory controllers.
Its system architecture integrates resource domain control for secure peripheral isolation, a dedicated Message Unit for inter-core communication, and hardware-accelerated cryptographic blocks including RSA-4096, ECC, SHA-2, TRNG, and tamper detection - all aligned with EdgeLock™ Assurance Level 3 requirements for industrial and automotive edge deployments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | Arm Cortex-M7 @ 1 GHz + Cortex-M4 @ 400 MHz - enables concurrent high-performance compute and hard real-time control without OS coherency overhead |
| Total SRAM | 2 MB configurable (512 KB M7 TCM + 256 KB M4 TCM + 1 MB RAM), all with optional ECC - supports safety-critical data retention and fault-tolerant buffer management |
| Ethernet | Gigabit ENET with TSN support - delivers time-synchronized packet scheduling for industrial automation and synchronized motion control |
| Graphics | OpenVG 1.1 accelerator @ 500 MHz + PXP (Pixel Processing Unit) - enables smooth 720p GUI rendering and camera pipeline processing without CPU load |
| Security | Hardware AES-128/256, RSA-4096, ECC, SHA-2, TRNG, HAB, tamper detection - meets EdgeLock™ Assurance Level 3 for secure boot and runtime attestation |
| Memory Interface | Octal SPI, HyperFlash™/HyperRAM™, SDRAM, NAND/NOR, SD/eMMC, PSRAM, LPSDRAM - enables flexible code storage, execute-in-place, and high-bandwidth frame buffers |
| Package | 289-pin MAPBGA (14 × 14 mm, 0.8 mm pitch) - supports high I/O count (up to 234 GPIOs) and thermal dissipation for sustained 1 GHz operation |
Pinout & Package
289-pin Fine-Pitch MAPBGA package (14 mm × 14 mm, 0.8 mm pitch), RoHS-compliant, rated for industrial temperature range (−40 °C to +105 °C). Pinout validated per NXP reference schematic and i.MX RT1176 DVFS layout guidelines.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_SOC | Main SoC power supply | 1.0 V ± 3% input for core logic; requires low-noise DC-DC regulation and local ceramic decoupling |
| VDDA_1P0 | Analog 1.0 V supply | Independent 1.0 V rail for ADC/DAC/PLL analog circuits; must be isolated from digital noise |
| ENET1_RXD0–3 | Gigabit Ethernet receive data | Differential pair inputs for IEEE 802.3ab compliant 1000BASE-T; require 50 Ω termination and controlled impedance routing |
| MIPI_DSI_CLK_P/N | MIPI DSI clock differential pair | High-speed clock lane for display interface; supports up to 2.5 Gbps; requires matched length and 100 Ω differential impedance |
| QSPI_B_DATA0–3 | Quad SPI data I/O | Bi-directional data lines for Octal/Quad SPI flash; support execute-in-place and on-the-fly AES decryption |
| BOOT_MODE0/1 | Boot configuration strapping | Resistor-programmed pins sampled at reset to select boot source (eMMC, QSPI, USB, SD); critical for secure boot flow initialization |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core asymmetric architecture | Enables separation of safety-critical real-time control (M4) from non-deterministic UI/ML workloads (M7) without hypervisor overhead |
| Memory Crypto Engine | Performs on-the-fly AES decryption for XIP from Quad/Octal SPI/HyperFlash - eliminates software decryption latency and memory footprint |
| TSN-capable Gigabit Ethernet | Supports IEEE 802.1AS (gPTP), 802.1Qbv (time-aware shaper), and 802.1Qci (per-stream filtering) for deterministic networked motion control |
| EdgeLock™ Assurance Level 3 | Includes certified secure boot, runtime attestation, tamper detection, and secure JTAG - reduces validation effort for industrial and automotive functional safety compliance |
| PXP graphics accelerator | Hardware-resizes, rotates, overlays, and color-converts video frames - offloads 90%+ of display composition from CPU in HMI applications |
Applications
| Industrial HMI Gateways | Edge AI Inference Nodes |
|---|---|
Use Scenario: Touch-enabled factory HMIs with multi-language GUI, real-time PLC status visualization, and remote diagnostics over TSN Ethernet. IC Role / Device Role / Timing Role: Primary application processor executing FreeRTOS on M4 for PLC I/O scanning and Linux on M7 for Qt-based GUI rendering and web server. Use Value: Dual-core isolation ensures deterministic 100 µs I/O scan cycles while sustaining 60 fps GUI updates - no jitter or frame drops under network load. | Use Scenario: Battery-powered predictive maintenance sensor nodes performing vibration analysis using TinyML models on live accelerometer streams. IC Role / Device Role / Timing Role: Real-time inference engine running quantized TensorFlow Lite Micro models on M4 TCM; M7 handles BLE/Wi-Fi connectivity and OTA updates. Use Value: On-chip 256 KB M4 TCM with ECC enables model weights to reside in fast, fault-tolerant memory - achieving 12 ms inference latency at 24 MHz low-power run mode. |
| Motor Control Gateways | Secure Medical Edge Devices |
Use Scenario: Multi-axis servo drives integrating field-oriented control (FOC), EtherCAT slave stack, and web-based configuration portal. IC Role / Device Role / Timing Role: M4 executes sub-µs PWM generation and current loop control; M7 runs EtherCAT protocol stack and web server with TLS 1.3. Use Value: 12 ns interrupt latency and 4 × FlexPWM modules with dead-time insertion enable precise 20 kHz motor switching - meeting IEC 61800-5-2 functional safety timing constraints. | Use Scenario: Portable ultrasound imaging devices requiring HIPAA-compliant data handling, encrypted DICOM export, and real-time beamforming. IC Role / Device Role / Timing Role: Secure application processor managing AES-encrypted sensor data path, PXP-accelerated image post-processing, and secure RTC-stamped audit logs. Use Value: Hardware AES engine + secure eFuses + tamper detection ensure PHI data confidentiality and integrity - satisfying FDA premarket submission requirements for Class II devices. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core crossover MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MIMXRT1175DVMAA | No TSN support; lacks MIPI DSI/CSI; lower security certification (EdgeLock™ Level 2) | Suitable for cost-sensitive industrial HMIs without time-sensitive networking or display pipelines | Select when TSN, MIPI, or Level 3 security are not required - offers 15% BOM cost reduction |
| MIMXRT1172DVMAA | Single-core Cortex-M7 @ 800 MHz; no Cortex-M4; 1.5 MB total SRAM; no OpenVG or PXP | Targeted at simpler GUI-less edge controllers with basic crypto and Ethernet | Choose for non-real-time applications where dual-core determinism and graphics acceleration are unnecessary |
Compared with MIMXRT1175DVMAA and MIMXRT1172DVMAA, the MIMXRT1176DVMAA uniquely delivers TSN-grade Ethernet synchronization, MIPI display/camera interfaces, and EdgeLock™ Level 3 security - making it the only option in the i.MX RT117x family qualified for safety-certified industrial motion control and medical imaging edge devices.
Availability
MIMXRT1176DVMAA is available at Aetrix Electronics and suitable for industrial HMI gateways, edge AI inference nodes, and secure medical edge devices requiring stable component supply across extended product lifecycles.
Supply support for MIMXRT1176DVMAA includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, IoT, and mobile applications.
The i.MX RT1170 family - including MIMXRT1176DVMAA - was engineered to bridge the performance gap between application processors and microcontrollers, targeting real-time edge intelligence with integrated security and multimedia capabilities.
FAQ
What is the maximum operating frequency of each core in the MIMXRT1176DVMAA?
The MIMXRT1176DVMAA features an Arm Cortex-M7 core running at up to 1 GHz and an Arm Cortex-M4 core running at up to 400 MHz. These frequencies are guaranteed for industrial temperature grade (−40 °C to +105 °C) operation. The MIMXRT1176DVMAA achieves this performance with integrated DC-DC regulation and thermal-aware dynamic voltage scaling, enabling sustained operation without throttling in convection-cooled industrial enclosures.
Does the MIMXRT1176DVMAA support Time-Sensitive Networking (TSN)?
Yes, the MIMXRT1176DVMAA includes full hardware support for IEEE 802.1AS (gPTP), 802.1Qbv (time-aware shaper), and 802.1Qci (per-stream filtering) via its Gigabit Ethernet controller. This capability is confirmed in the i.MX RT1170 Reference Manual and validated in NXP's TSN demo firmware. The MIMXRT1176DVMAA is the only part in the i.MX RT117x family with TSN support enabled in silicon.
What security certifications apply to the MIMXRT1176DVMAA?
The MIMXRT1176DVMAA is part of NXP's EdgeLock™ Assurance program at Level 3, which includes certified secure boot, hardware root-of-trust, tamper detection, secure JTAG, and cryptographic accelerators (AES-128/256, RSA-4096, ECC, SHA-2). This certification is documented in NXP's EdgeLock Assurance Security White Paper (AN12602) and applies specifically to the MIMXRT1176DVMAA industrial-grade variant.
Which display interfaces does the MIMXRT1176DVMAA support?
The MIMXRT1176DVMAA supports MIPI DSI (1–4 lanes), MIPI CSI-2 (1–4 lanes), parallel LCD (24-bit RGB), and parallel CSI interfaces. It also integrates the OpenVG 1.1 graphics accelerator and Pixel Processing Unit (PXP) for hardware-accelerated rendering and image processing. These interfaces are explicitly listed in the i.MX RT1176 Data Sheet Rev. 2 and validated on the MIMXRT1170-EVK with RK055HDMIPI4M display module.
What is the total on-chip SRAM capacity and how is it allocated in the MIMXRT1176DVMAA?
The MIMXRT1176DVMAA provides 2 MB of on-chip SRAM: 512 KB tightly coupled memory (TCM) for the Cortex-M7 core (with ECC), 256 KB TCM for the Cortex-M4 core (with ECC), and 1 MB general-purpose RAM (with optional ECC). This allocation is fixed in silicon and detailed in Section 3.4 of the i.MX RT1176 Reference Manual. The MIMXRT1176DVMAA allows runtime configuration of ECC enablement per memory region via the OCOTP controller.
MIMXRT1176DVMAA Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 289-LFBGA
- Series:
- RT1170
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4, Cortex®-M7
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 400MHz, 800MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD/SDIO, SAI, SPDIF, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, POR, PWM, Temp Sensor, WDT
- Number of I/O:
- 13
- Program Memory Size:
- -
- Program Memory Type:
- External Program Memory
- EEPROM Size:
- -
- RAM Size:
- 2M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.65V ~ 1.95V, 3V ~ 3.6V
- Data Converters:
- A/D 20x12b SAR; D/A 1x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- 0°C ~ 95°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MIMXRT1176DVMAA FAQ
1.How can I place an order for MIMXRT1176DVMAA through Aetrix?
Please submit a Request for Quotation (RFQ) for MIMXRT1176DVMAA on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MIMXRT1176DVMAA reliable?
The price and inventory of MIMXRT1176DVMAA are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MIMXRT1176DVMAA is usually 5 days.
3.What payment methods are accepted for MIMXRT1176DVMAA?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MIMXRT1176DVMAA transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MIMXRT1176DVMAA?
MIMXRT1176DVMAA orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MIMXRT1176DVMAA order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MIMXRT1176DVMAA?
For technical support, including MIMXRT1176DVMAA datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MIMXRT1176DVMAA requirements.
6.How does Aetrix verify that MIMXRT1176DVMAA is sourced from the original manufacturer or authorized distributors?
All MIMXRT1176DVMAA products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MIMXRT1176DVMAA meets industry standards.
7.What is the process for return or replacement of MIMXRT1176DVMAA?
All MIMXRT1176DVMAA units undergo pre-shipment inspection (PSI). If there is an issue with MIMXRT1176DVMAA, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MIMXRT1176DVMAA part is unused and in its original packaging.
Return procedure for MIMXRT1176DVMAA:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MIMXRT1176DVMAA Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

