My Inquiry
My Account
NXP Semiconductors MIMXRT1187AVM8B
- Part No.:
- MIMXRT1187AVM8B
- Manufacturer:
- NXP Semiconductors
- Category:
- Microprocessors
- Package:
- -
- Datasheet:
-
MIMXRT1187AVM8B.pdf
- Description:
- MIMXRT1187AVM8B
- Quantity:
- Payment:
- Shipping:
Inventory:3,565
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MIMXRT1187AVM8B from NXP Semiconductors is a dual-core crossover MCU featuring an Arm Cortex-M7 core at 800 MHz and a Cortex-M33 core at 300 MHz, integrated 4-port TSN switch with 1 Gbps per port, 1.5 MB on-chip SRAM with ECC, and support for HyperRAM™/HyperFlash™ via dual-channel FlexSPI. It targets industrial networking gateways requiring deterministic low-latency communication.
For engineers reviewing the MIMXRT1187AVM8B datasheet, MIMXRT1187AVM8B pinout, MIMXRT1187AVM8B application, or MIMXRT1187AVM8B equivalent, key selection criteria include TSN endpoint + switch integration, EtherCAT SubDevice absence, 289-pin BGA package compatibility, and dual-core real-time coordination for Industry 4.0 edge control nodes.
Technical Context
The MIMXRT1187AVM8B implements a hardware-accelerated 4+1 port TSN switch compliant with IEC 60802, enabling time-aware shaping, frame preemption, and scheduled traffic forwarding across all five ports. Its dual-core architecture uses shared memory and eDMA to coordinate real-time tasks between the M7 (application processing) and M33 (security & control).
It integrates TRDC-based resource partitioning, TrustZone-M on the M33, EdgeLock® secure enclave, and PUF for root-of-trust boot. The device supports Profinet over TSN and OPC UA Pub-Sub without external protocol stacks, leveraging on-die TSN timing synchronization and hardware timestamping.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | Arm Cortex-M7 @ 800 MHz + Cortex-M33 @ 300 MHz: Enables concurrent high-performance application execution and isolated secure control. |
| TSN Switch | 4-port + 1 endpoint, 1 Gbps per port, IEC 60802-compliant: Provides deterministic industrial Ethernet bridging without external switch IC. |
| On-chip Memory | 1.5 MB SRAM with ECC + 512 KB + 256 KB TCM with ECC: Supports real-time buffer handling and fault-tolerant code/data storage. |
| Analog Peripherals | Two 16-bit ADCs (3.5 Msps), four ACMPs, three SINC filters: Enables multi-axis motor current sensing and precision analog signal conditioning. |
| Connectivity | 3× CAN-FD, 6× LPSPI, 6× I²C, 12× UART, 2× USB 2.0 OTG w/PHY: Covers legacy fieldbus, sensor aggregation, and host interface requirements. |
| External Memory | Dual-channel FlexSPI (QSPI/HyperFlash/HyperRAM), SEMC (SDRAM/LPSDRAM/NAND): Allows scalable code/data storage and high-bandwidth streaming buffers. |
| Security | EdgeLock® secure enclave, TRDC, TrustZone-M, PUF, AES/GCM/SHA2/RSA/ECC: Delivers IEC 62443-aligned component-level security foundation. |
Pinout & Package
Package: 289-ball MAPBGA (14 mm × 14 mm, 0.8 mm pitch), RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| TSN_TXD[0:3]/RXD[0:3] | TSN PHY data lanes (Port 0) | Direct GMAC interface for 1 Gbps TSN endpoint operation on Port 0. |
| TSN_MDC/MDIO | TSN management interface | Enables runtime configuration of TSN scheduler, gate control lists, and timestamp registers. |
| ENET0_RX_CLK/ENET0_TX_CLK | TSN reference clock inputs | Accepts 125 MHz differential clock for IEEE 802.1AS-2020 time synchronization. |
| TRDC_SEMA[0:7] | Trust Resource Domain Controller semaphore lines | Hardware signaling for inter-core resource arbitration and secure peripheral access control. |
| FLEXSPI_A_DATA[0:7] | FlexSPI A channel data bus | Supports dual-channel QSPI boot and concurrent HyperFlash read + HyperRAM write operations. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 4+1 port TSN switch | Eliminates external switch IC and PHY for compact industrial gateway designs while meeting IEC 60802 timing constraints. |
| Dual-core TCM with ECC | Provides 768 KB of low-latency, error-corrected memory for time-critical control loops and safety-critical firmware. |
| Hardware SINC filter engine | Offloads delta-sigma demodulation for 3× 4-channel sigma-delta ADC streams, reducing M7/M33 CPU load by >65% in servo drive applications. |
| EdgeLock® secure enclave | Isolates cryptographic key generation, secure boot verification, and OTA update authentication from main application firmware. |
| Flexible memory subsystem | Combines FlexSPI (for code XIP), SEMC (for large buffers), and on-chip SRAM to optimize latency, bandwidth, and cost in motion control systems. |
Applications
| Industrial Gateway | Compact Motion Controller |
|---|---|
Use Scenario: Bridging legacy Profinet devices to TSN-enabled cloud-connected PLCs in smart factory retrofit deployments. IC Role / Device Role / Timing Role: TSN endpoint + switch controller with hardware timestamping and scheduled traffic shaping. Use Value: Achieves sub-1 µs packet jitter and <100 ns time synchronization accuracy across 5 TSN ports without external timing hardware. | Use Scenario: Closed-loop servo control for 3-axis CNC feed drives using resolver feedback and PWM-driven IGBT inverters. IC Role / Device Role / Timing Role: Real-time motor control processor with synchronized 16-bit ADC sampling, SINC filtering, and FlexPWM dead-time insertion. Use Value: Enables 20 kHz PWM switching with 100 ns timing resolution and simultaneous current/voltage/position acquisition at 3.5 Msps. |
| Network Companion | In-Vehicle Networking Bridge |
Use Scenario: Low-power companion node aggregating CAN-FD sensor data and forwarding via TSN to central ADAS domain controller. IC Role / Device Role / Timing Role: Secure dual-core coordinator managing CAN FD message routing, TSN scheduling, and encrypted OTA updates. Use Value: Reduces system power to 250 mW while maintaining 100 Mbps aggregate throughput and secure boot chain integrity. | Use Scenario: In-vehicle Ethernet bridge connecting AUTOSAR Classic ECUs to next-gen zonal architecture using TSN time-triggered traffic. IC Role / Device Role / Timing Role: Automotive-grade TSN endpoint with IEEE 802.1AS time sync and HSR redundancy support. Use Value: Meets ISO 26262 ASIL-B functional safety requirements through ECC-protected memory, lockstep peripherals, and hardware watchdog supervision. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar crossover MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MIMXRT1189CVM8B | Includes EtherCAT SubDevice support and identical TSN switch; adds second USB 2.0 OTG with PHY. | Required for EtherCAT slave implementations; higher pin count (289 vs 289) but same package footprint. | Select when EtherCAT interoperability or dual-host USB connectivity is mandatory. |
| MIMXRT1186CVL8B | 196-ball BGA, reduced GPIO (120), 2+1 port TSN switch, no USB PHY, lower TCM (256 KB + 256 KB). | Suitable for space-constrained edge nodes where full 4-port TSN is unnecessary and USB host is omitted. | Choose for cost-optimized, smaller-form-factor industrial controllers with simplified networking. |
Compared with MIMXRT1189CVM8B, the MIMXRT1187AVM8B omits EtherCAT SubDevice but retains full 4+1 port TSN functionality and dual USB PHY-making it optimal for non-EtherCAT TSN gateways needing maximum protocol flexibility. Against MIMXRT1186CVL8B, it delivers higher I/O density, larger memory, and enhanced TSN port count at the cost of larger PCB area.
Availability
MIMXRT1187AVM8B is available at Aetrix Electronics and suitable for industrial gateways, compact motion controllers, network companions, and in-vehicle networking bridges requiring stable component supply across extended product lifecycles.
Supply support for MIMXRT1187AVM8B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The i.MX RT1180 family-including MIMXRT1187AVM8B-is designed specifically for Industry 4.0 edge nodes requiring integrated TSN networking, deterministic real-time control, and hardware-enforced security in a single chip.
FAQ
What is the TSN capability of the MIMXRT1187AVM8B?
The MIMXRT1187AVM8B integrates a fully compliant 4+1 port Time-Sensitive Networking switch supporting IEEE 802.1AS time synchronization, 802.1Qbv time-aware shaping, and 802.1CB frame replication. It delivers deterministic sub-1 µs packet jitter and hardware timestamping on all five ports, enabling Profinet over TSN and OPC UA Pub-Sub without external silicon. This capability is confirmed in the i.MX RT1180 Family Fact Sheet (IMXRT1180FAMFS REV 2).
Does the MIMXRT1187AVM8B support EtherCAT?
No, the MIMXRT1187AVM8B does not include EtherCAT SubDevice functionality. Unlike the MIMXRT1189CVM8B and MIMXRT1186CVL8B variants, this part is explicitly excluded from EtherCAT support per the i.MX RT1180 Family Comparison table. Its TSN switch supports Profinet over TSN, CC-Link IE TSN, and OPC UA Pub-Sub-but not native EtherCAT slave operation.
What memory interfaces does the MIMXRT1187AVM8B support?
The MIMXRT1187AVM8B supports dual-channel FlexSPI for QSPI, HyperFlash, and HyperRAM; SEMC for SDRAM, LPSDRAM, NAND, and parallel NOR flash; and SRAMC for async 8/16-bit ADMUX/non-ADMUX SRAM. Total on-chip memory includes 1.5 MB SRAM with ECC and 768 KB TCM (512 KB M7 + 256 KB M33), both with ECC protection as specified in the i.MX RT1180 Block Diagram and Family Comparison.
How is security implemented in the MIMXRT1187AVM8B?
Security in the MIMXRT1187AVM8B is implemented via EdgeLock® secure enclave, TrustZone-M on the Cortex-M33, Trusted Resource Domain Controller (TRDC), Physical Unclonable Function (PUF), and hardware accelerators for AES-GCM, SHA2, RSA/ECC, and TRNG. These features collectively provide a component-level foundation for IEC 62443 compliance, verified in NXP's official i.MX RT1180 security documentation and fact sheet.
What package type and pin count does the MIMXRT1187AVM8B use?
The MIMXRT1187AVM8B uses a 289-ball MAPBGA package with 14 mm × 14 mm body size and 0.8 mm ball pitch. This matches the package used by MIMXRT1189CVM8B and is documented in the i.MX RT1180 Family Comparison table and EVK specifications. It is RoHS-compliant and rated for industrial temperature range (–40°C to +105°C).
MIMXRT1187AVM8B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- -
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Not For New Designs
- Core Processor:
- -
- Number of Cores/Bus Width:
- -
- Speed:
- -
- Co-Processors/DSP:
- -
- RAM Controllers:
- -
- Graphics Acceleration:
- -
- Display & Interface Controllers:
- -
- Ethernet:
- -
- SATA:
- -
- USB:
- -
- Voltage - I/O:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
- Additional Interfaces:
- -
MIMXRT1187AVM8B FAQ
1.How can I place an order for MIMXRT1187AVM8B through Aetrix?
Please submit a Request for Quotation (RFQ) for MIMXRT1187AVM8B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MIMXRT1187AVM8B reliable?
The price and inventory of MIMXRT1187AVM8B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MIMXRT1187AVM8B is usually 5 days.
3.What payment methods are accepted for MIMXRT1187AVM8B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MIMXRT1187AVM8B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MIMXRT1187AVM8B?
MIMXRT1187AVM8B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MIMXRT1187AVM8B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MIMXRT1187AVM8B?
For technical support, including MIMXRT1187AVM8B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MIMXRT1187AVM8B requirements.
6.How does Aetrix verify that MIMXRT1187AVM8B is sourced from the original manufacturer or authorized distributors?
All MIMXRT1187AVM8B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MIMXRT1187AVM8B meets industry standards.
7.What is the process for return or replacement of MIMXRT1187AVM8B?
All MIMXRT1187AVM8B units undergo pre-shipment inspection (PSI). If there is an issue with MIMXRT1187AVM8B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MIMXRT1187AVM8B part is unused and in its original packaging.
Return procedure for MIMXRT1187AVM8B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MIMXRT1187AVM8B Tags
-
AT91SAM9260B-CU-999
Microchip Technology
-
AT91SAM9G25-CU
Microchip Technology
-
ATSAMA5D27C-CU
Microchip Technology
-
AT91SAM9X35-CU
Microchip Technology
-
AT91SAM9X25-CU
Microchip Technology
-
MCIMX6Y2CVM08AB
NXP Semiconductors
.JPG)
-
AM3352BZCZ100
Texas Instruments
-
AT91SAM9260B-CU
Microchip Technology
-
AT91SAM9260B-QU
Microchip Technology
-
ATSAMA5D31A-CU
Microchip Technology
-
AT91SAM9G20B-CU-999
Microchip Technology
-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
