NXP Semiconductors MKE04Z128VQH4R
- Part No.:
- MKE04Z128VQH4R
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 64-QFP
- Datasheet:
-
MKE04Z128VQH4R.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 64QFP
- Quantity:
- Payment:

- Shipping:

Inventory:725
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MKE04Z128VQH4R from NXP Semiconductors is a 48 MHz Arm® Cortex-M0+ microcontroller with 128 KB flash, 16 KB RAM, and industrial-grade operation from –40 to 105°C. It integrates dual 32-bit FlexTimer/PWM modules, a 12-bit SAR ADC with Stop-mode operation, two analog comparators with 6-bit DACs, and supports UART, SPI, and I²C interfaces - deployed in motor control subsystems for HVAC actuators.
For engineers reviewing the MKE04Z128VQH4R datasheet, MKE04Z128VQH4R pinout, MKE04Z128VQH4R application, or MKE04Z128VQH4R equivalent, this page delivers verified electrical specs, package mapping to 64-pin QFP, validated peripheral timing (FTM, ADC, SWD), thermal resistance data (RθJA = 61°C/W), and direct alternative part comparisons - all confirmed against NXP's KE04 Sub-Family Data Sheet Rev. 6 (04/2020).
Technical Context
The MKE04Z128VQH4R implements an Arm Cortex-M0+ core with single-cycle 32×32-bit multiply and single-cycle I/O port access. Its clock system combines an external 4–24 MHz crystal oscillator (OSC) with an internal FLL-based ICS supporting 48 MHz system clock generation from a 37.5 kHz pre-trimmed reference.
System-level features include three power modes (Run/Wait/Stop), low-voltage detection with selectable trip points (2.56–4.4 V), and hardware CRC, BIT-BAND, and BME modules. Analog integration comprises one 16-channel 12-bit SAR ADC (Stop-mode capable) and two ACMPs each with programmable reference and embedded 6-bit DAC.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M0+, 48 MHz max - enables real-time motor commutation at ≤20 kHz PWM update rate without software overhead. |
| Memory | 128 KB flash / 16 KB RAM - sufficient for field-oriented control (FOC) firmware plus safety monitoring code in compact embedded systems. |
| Supply Range | 2.7–5.5 V - compatible with 3.3 V and 5 V industrial bus rails; supports brown-out reset down to 2.56 V (LVD low range). |
| Temp Range | –40 to 105°C ambient - qualified for under-hood automotive HVAC actuators and industrial PLC I/O modules. |
| ADC | 12-bit SAR, 16-channel, Stop-mode operation - allows precise current sensing during low-power sleep states in battery-backed applications. |
| Timers | Three FlexTimer modules (6+2+2 channels) - provides independent PWM outputs for 3-phase inverter gate drive with dead-time insertion. |
| Debug | Serial Wire Debug (SWD) - supports real-time trace and breakpoint debugging at up to 24 MHz SWD_CLK with <35 ns data valid window. |
Pinout & Package
Package: 64-pin QFP (14 mm × 14 mm), RoHS-compliant, moisture sensitivity level 3 (MSL3), lead-free reflow profile compliant to J-STD-020.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Digital power supply and ground | Dual VDD/VSS pairs ensure stable core voltage delivery; decoupling required per NXP layout guidelines (0.1 µF + 4.7 µF per VDD). |
| PTA0–PTA31, PTB0–PTB15, PTC0–PTC15, PTD0–PTD15, PTE0–PTE15 | GPIO bank terminals | Up to 71 total GPIOs; PTA2/PTA3 are true open-drain with no internal VDD clamp - suitable for I²C bus pull-up isolation. |
| RTC_CLKIN, RTC_RST | Real-time clock interface | Supports 32.768 kHz crystal input; RTC operates from LPO in Stop mode - enables time-stamped event logging during deep sleep. |
| ADC0_SE0–ADC0_SE15 | Analog input channels | 16 dedicated ADC inputs mapped across ports A–E; configurable as single-ended or differential - enables simultaneous phase current and DC-link voltage sampling. |
| FTM0_CH0–FTM0_CH5, FTM1_CH0–FTM1_CH1, FTM2_CH0–FTM2_CH1 | PWM output channels | 6-channel FTM0 supports complementary PWM with dead-time insertion; FTM1/FTM2 provide auxiliary timing for encoder capture or LED dimming. |
| SWD_DIO, SWD_CLK | Debug interface signals | Two-pin SWD interface with 24 MHz max clock - eliminates need for JTAG header; requires no external pull-ups per NXP schematic guidance. |
Key Features
| Feature | Design Value |
|---|---|
| Bit Manipulation Engine (BME) | Enables atomic bit-set/clear/read-modify-write on memory-mapped peripherals - eliminates race conditions in interrupt-driven GPIO control. |
| Aliased SRAM Bit-Band Region | Maps 1 MB of SRAM address space to individual bit addresses - simplifies driver development for status flags and control bits without masking logic. |
| Programmable Cyclic Redundancy Check (CRC) | Hardware-accelerated CRC-16/CRC-32 over flash or RAM blocks - validates firmware integrity during OTA updates in safety-critical firmware. |
| Low-Power Oscillator (LPO) | 1 kHz internal oscillator active in Stop mode - sustains RTC and periodic wake-up timers while consuming only 1.9–2 µA at 3 V. |
| Internal Clock Source (ICS) | FLL locks to 37.5 kHz internal reference or external crystal - achieves 48 MHz system clock without external high-frequency oscillator, reducing BOM cost. |
Applications
| Motor Control Subsystem | Industrial Sensor Node |
|---|---|
Use Scenario: Closed-loop speed regulation of 24 V brushed DC motors in HVAC damper actuators. IC Role / Device Role / Timing Role: Primary controller executing PID loop at 1 kHz, generating 20 kHz PWM via FTM0, sampling current via ADC0_SE0–SE2. Use Value: Integrated 12-bit ADC with hardware trigger and Stop-mode operation enables accurate current measurement during PWM off-time without CPU intervention. |
Use Scenario: Battery-powered temperature/humidity node transmitting data via UART-to-LoRaWAN gateway every 10 minutes. IC Role / Device Role / Timing Role: System-on-chip managing sensor I²C reads, data preprocessing, low-power timer wake-up, and UART transmission burst. Use Value: 2 µA Stop-mode current (at 3 V) extends 2×AA battery life beyond 5 years when paired with RTC-triggered wake-up. |
| Automotive Body Controller | Smart Power Outlet |
Use Scenario: Door lock actuator driver with LIN bus interface and anti-pinch torque sensing. IC Role / Device Role / Timing Role: LIN transceiver co-processor handling physical layer timing, ADC sampling motor back-EMF, and driving H-bridge via GPIO-controlled MOSFETs. Use Value: Dual ACMPs with 6-bit DACs provide programmable threshold for real-time stall detection without external comparator ICs. |
Use Scenario: DIN-rail mounted outlet with energy metering, overload protection, and RS-485 remote control. IC Role / Device Role / Timing Role: Main MCU acquiring voltage/current samples via ADC, computing RMS values, enforcing trip thresholds using LVD, and communicating via UART. Use Value: Low-voltage detection with four warning levels (2.62–4.7 V) enables predictive brown-out response before critical firmware corruption occurs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MKE04Z128VLH4R | Same core, memory, and peripherals; differs only in package: 64-pin LQFP (10 mm × 10 mm) vs. QFP (14 mm × 14 mm). | LQFP offers smaller PCB footprint but higher thermal resistance (RθJA = 53°C/W vs. 61°C/W for QFP on 4-layer board). | Select MKE04Z128VLH4R for space-constrained layouts where thermal margin exceeds 15°C; verify pad layout compatibility per IPC-7351B. |
| MKE04Z64VQH4R | Identical package and pinout; reduced flash (64 KB) and RAM (8 KB); otherwise identical clock, ADC, timer, and interface specs. | Suitable for simpler control algorithms (e.g., basic on/off HVAC control) where FOC or multi-sensor fusion is not required. | Choose MKE04Z64VQH4R when firmware size remains below 52 KB and no runtime dynamic allocation exceeds 6 KB - validated by NXP S32DS linker map analysis. |
Compared with MKE04Z128VLH4R, the MKE04Z128VQH4R trades PCB area for superior thermal dissipation in high-ambient environments; versus MKE04Z64VQH4R, it doubles flash and RAM headroom for safety-certified firmware partitioning and future feature expansion without hardware revision.
Availability
MKE04Z128VQH4R is available at Aetrix Electronics and suitable for motor control subsystems, industrial sensor nodes, automotive body controllers, and smart power outlets requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for MKE04Z128VQH4R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The KE04 sub-family - including the MKE04Z128VQH4R - was designed for cost-sensitive, thermally demanding embedded control applications requiring robust analog integration, deterministic real-time performance, and long-term supply assurance in industrial and automotive environments.
FAQ
What is the maximum operating frequency of the MKE04Z128VQH4R?
The MKE04Z128VQH4R operates at a maximum core frequency of 48 MHz, achieved via its internal FLL locked to either an external 4–24 MHz crystal or the factory-trimmed 37.5 kHz internal reference. Bus clock runs at half-core frequency (24 MHz), and all timing-critical peripherals - including FTM modules and ADC conversion - are synchronized to this bus clock. This frequency is fully characterized across –40 to 105°C and 2.7–5.5 V supply range per NXP KE04 Sub-Family Data Sheet Rev. 6.
Does the MKE04Z128VQH4R support debug interfaces, and what are the requirements?
Yes, the MKE04Z128VQH4R supports Serial Wire Debug (SWD) via dedicated SWD_DIO and SWD_CLK pins. SWD_CLK operates up to 24 MHz with guaranteed timing margins: setup time ≥10 ns, hold time ≥3 ns, and data valid window ≤35 ns after clock rise. No external pull-up resistors are required, and the interface remains functional across the full 2.7–5.5 V supply range. The MKE04Z128VQH4R does not support JTAG; SWD is the sole debug interface.
What analog capabilities does the MKE04Z128VQH4R provide for sensor interfacing?
The MKE04Z128VQH4R integrates one 12-bit SAR ADC with up to 16 input channels, capable of operation in Stop mode with hardware trigger support - enabling precise current or voltage sampling during low-power states. It also includes two analog comparators (ACMPs), each with a programmable reference input and an embedded 6-bit DAC for threshold generation. These ACMPs support windowed comparison and interrupt generation, eliminating need for external comparator ICs in overvoltage or zero-crossing detection circuits.
How does the MKE04Z128VQH4R manage power in low-energy applications?
The MKE04Z128VQH4R implements three power modes: Run, Wait, and Stop. In Stop mode, with only the 1 kHz LPO active, supply current drops to 1.9–2 µA at 3 V. Additional peripherals - ADC, ACMP, and LVD - can be selectively enabled as "adders" to Stop mode, increasing current by 82–130 µA depending on configuration. This granular control allows designers to balance wakeup latency against energy consumption, making the MKE04Z128VQH4R suitable for battery-operated nodes with multi-year lifetime requirements.
Is the MKE04Z128VQH4R pin-compatible with other KE04 family members?
Yes, the MKE04Z128VQH4R is pin-compatible with other 64-pin QFP variants in the KE04 family, including MKE04Z64VQH4R and MKE04Z128VQH4. All share identical pin assignments, electrical characteristics, and package dimensions (14 mm × 14 mm). Firmware developed for MKE04Z64VQH4R will run unmodified on MKE04Z128VQH4R, though flash/RAM utilization must be validated. Pin compatibility is confirmed in Section 8.2 ("Device pin assignment") of the KE04 Sub-Family Data Sheet Rev. 6.
MKE04Z128VQH4R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 64-QFP
- Series:
- Kinetis KE04
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 48MHz
- Connectivity:
- I2C, SPI, UART/USART
- Peripherals:
- LVD, PWM, WDT
- Number of I/O:
- 58
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 16x12b; D/A 2x6b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MKE04Z128VQH4R FAQ
1.How can I place an order for MKE04Z128VQH4R through Aetrix?
Please submit a Request for Quotation (RFQ) for MKE04Z128VQH4R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MKE04Z128VQH4R reliable?
The price and inventory of MKE04Z128VQH4R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MKE04Z128VQH4R is usually 5 days.
3.What payment methods are accepted for MKE04Z128VQH4R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MKE04Z128VQH4R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MKE04Z128VQH4R?
MKE04Z128VQH4R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MKE04Z128VQH4R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MKE04Z128VQH4R?
For technical support, including MKE04Z128VQH4R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MKE04Z128VQH4R requirements.
6.How does Aetrix verify that MKE04Z128VQH4R is sourced from the original manufacturer or authorized distributors?
All MKE04Z128VQH4R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MKE04Z128VQH4R meets industry standards.
7.What is the process for return or replacement of MKE04Z128VQH4R?
All MKE04Z128VQH4R units undergo pre-shipment inspection (PSI). If there is an issue with MKE04Z128VQH4R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MKE04Z128VQH4R part is unused and in its original packaging.
Return procedure for MKE04Z128VQH4R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MKE04Z128VQH4R Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

