NXP Semiconductors MKE12Z128VLH7
- Part No.:
- MKE12Z128VLH7
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
MKE12Z128VLH7.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:800
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MKE12Z128VLH7 from NXP Semiconductors is an ARM® Cortex®-M0+ microcontroller operating up to 72 MHz, featuring 128 KB flash, 32 KB SRAM, and a 12-bit 1 Msps ADC. It integrates three LPUARTs, one LPSPI, one LPI2C, two TSI modules (for HMI), and supports VLPS/Stop low-power modes with AWIC wake-up-used in BLDC motor control, industrial HMI, and smart sensor nodes.
For engineers reviewing the MKE12Z128VLH7 datasheet, MKE12Z128VLH7 pinout, MKE12Z128VLH7 application, or MKE12Z128VLH7 equivalent, key selection criteria include its 64-pin LQFP package, 58 GPIOs (8 high-drive), 16-channel ADC, dual TSI for touch interfaces, and support for clock sources including FIRC (±1%), SIRC (±3%), and external crystal (4–40 MHz).
Technical Context
The MKE12Z128VLH7 implements a 32-bit ARMv6-M Thumb®-2 ISA core with configurable NVIC and 8-channel eDMA extended via DMAMUX to 63 request sources. Its SCG clock system supports multiple internal oscillators (FIRC, SIRC, LPO, LPFLL) and external inputs, enabling dynamic mode transitions between Run, VLPR, Wait, VLPW, Stop, and VLPS.
Peripheral integration includes three FlexTimers (FTM) for PWM generation (up to 8 channels each), a 16-bit LPTMR and 32-bit LPIT (4-channel) for precise timing, and analog subsystems comprising a self-calibrating 12-bit ADC, high-speed comparator with integrated 8-bit DAC, and dual TSI modules-each supporting up to 12 mutual + 3 shield channels for robust capacitive touch sensing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | ARM Cortex-M0+, up to 72 MHz - enables real-time motor control loops and fast interrupt response in resource-constrained systems. |
| Memory | 128 KB flash / 32 KB SRAM - sufficient for firmware with bootloader, communication stacks, and sensor fusion algorithms. |
| ADC | 12-bit SAR, 1 Msps, 16 channels - supports high-resolution current/voltage sampling in BLDC inverters without external ADC. |
| Low-power modes | VLPS, Stop, VLPW - allows sub-μA sleep current while retaining SRAM, ADC, CMP, LPTMR, and LPUART operation for event-driven wake-up. |
| Communication | 3× LPUART, 1× LPSPI, 1× LPI2C - enables concurrent UART-based diagnostics, SPI sensor interfacing, and I²C peripheral control with DMA offload. |
| Touch interface | 2× TSI modules, up to 25 mutual channels total - delivers noise-immune capacitive touch for industrial panels or appliance controls without external controller. |
| Package | 64-pin LQFP (10×10 mm, 0.5 mm pitch) - compatible with standard PCB assembly processes and offers 58 GPIOs (8 high-drive) for flexible I/O routing. |
Pinout & Package
64-pin LQFP (VLH7 suffix), 10×10×1.4 mm body, 0.5 mm pitch. Pin assignments follow NXP's KE1xZ signal multiplexing scheme with dedicated SWD debug pins (PTA0/PTA1), FTM/PWM-capable GPIOs, ADC input channels mapped to PORTA/PORTB/PORTC, and dual TSI electrode connections across PORTD/PORTC.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PTA0 / PTA1 | SWD_CLK / SWD_DIO | Dedicated debug interface pins - enable non-intrusive programming and real-time trace without consuming GPIO or UART resources. |
| PTB0–PTB7 | ADC0_SE[0–7] | Analog input channels for 12-bit ADC - support direct connection of current-sense shunts or voltage dividers in motor drive applications. |
| PTC0–PTC7 | TSI0_CH[0–7] / TSI1_CH[0–7] | Capacitive touch electrode inputs - allow matrix-based touchpad or slider implementation with hardware-accelerated scanning and noise rejection. |
| PTD0–PTD5 | LPUART0_RX/TX, LPUART1_RX/TX, LPUART2_RX/TX | Three independent UART interfaces - permit simultaneous host communication, fieldbus bridging, and diagnostic logging at different baud rates. |
| PTA12–PTA15 | FTM0_CH[0–3] | PWM output channels - drive gate drivers or LED dimming circuits with dead-time insertion and fault protection support. |
Key Features
| Feature | Design Value |
|---|---|
| AWIC wake-up controller | Enables reliable asynchronous wake-up from VLPS/Stop using ADC, CMP, LPUART, or pin interrupts - eliminates need for external wake-up logic in battery-powered nodes. |
| Self-calibrating ADC | Automatically compensates for offset/gain drift across temperature and supply voltage - ensures consistent measurement accuracy without runtime calibration overhead. |
| Integrated 8-bit DAC in CMP | Provides programmable reference voltage for analog comparators - enables adaptive threshold detection in varying ambient conditions without external DAC components. |
| FlexIO module | Configurable serial interface engine supporting custom protocols (e.g., 1-Wire, custom SPI variants) - reduces BOM by replacing discrete protocol translators. |
| High-drive GPIOs (8 pins) | 20 mA sink/source capability per pin - directly drives LEDs, relays, or small solenoids without external drivers in industrial control I/O modules. |
Applications
| Industrial Motor Control | Smart Appliance HMI |
|---|---|
Use Scenario: Closed-loop commutation of 3-phase BLDC motors in HVAC blowers or power tools. IC Role / Device Role / Timing Role: Real-time PWM generation via FTM modules, current sensing via 12-bit ADC, and thermal monitoring using on-die temperature sensor. Use Value: Eliminates need for external gate driver logic and analog front-end ICs while maintaining <1 μs interrupt latency for overcurrent protection. | Use Scenario: Touch-enabled control panel for washing machines or ovens with water/dust resistance requirements. IC Role / Device Role / Timing Role: Dual TSI modules perform mutual capacitance scanning with shield channel noise cancellation; LPUART handles UI status reporting to main controller. Use Value: Achieves >99% touch recognition reliability under wet/finger-grease conditions without adding dedicated touch ASIC or shielding layers. |
| Wireless Sensor Node Gateway | Programmable Logic Controller I/O Module |
Use Scenario: Battery-powered edge node aggregating data from Modbus RTU sensors and forwarding via BLE or LoRa. IC Role / Device Role / Timing Role: LPUART interfaces with RS-485 transceivers; VLPS mode with LPTMR wake-up enables 10-year battery life; CRC module validates packet integrity. Use Value: Reduces system power by 40% vs. general-purpose MCUs through selective peripheral clock gating and autonomous DMA transfers. | Use Scenario: DIN-rail mounted digital I/O expansion module with isolated inputs/outputs and diagnostics. IC Role / Device Role / Timing Role: High-drive GPIOs directly switch 24 V DC loads; WDOG/EWM provide fail-safe reset supervision; POR/LVD ensures clean startup under brownout conditions. Use Value: Supports SIL-2 functional safety requirements via dual watchdog architecture and deterministic reset behavior across –40°C to 105°C ambient. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MKE13Z128VLH7 | Same core, memory, and package; adds 25-channel TSI (vs. none on MKE12Z128VLH7) and enhanced analog features including second CMP. | Preferred for touch-centric designs requiring larger electrode count or dual-comparator fault monitoring. | Select when TSI channel count or redundant analog comparison is required; otherwise MKE12Z128VLH7 offers cost-optimized feature set. |
| MKE17Z128VLH7 | Same core and package; increases GPIO count to 58 (same), adds 47-channel TSI, and extends ADC resolution to 16-bit differential mode. | Suitable for higher-precision sensing (e.g., strain gauge, thermocouple) where 12-bit single-ended ADC is insufficient. | Choose when >12-bit effective resolution or >16 ADC channels are needed; MKE12Z128VLH7 remains optimal for cost-sensitive motor control with basic analog needs. |
Compared with MKE13Z128VLH7 and MKE17Z128VLH7, the MKE12Z128VLH7 provides the most balanced combination of motor control peripherals (FTM, ADC, high-drive GPIOs), low-power operation (VLPS with AWIC), and compact 64-pin LQFP packaging-making it ideal for space-constrained industrial drives where advanced touch or ultra-high-resolution analog is unnecessary.
Availability
MKE12Z128VLH7 is available at Aetrix Electronics and suitable for industrial motor control, smart appliance HMI, wireless sensor node gateways, and programmable logic controller I/O modules requiring stable component supply across extended temperature ranges (–40°C to 105°C).
Supply support for MKE12Z128VLH7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with over 40 years of microcontroller innovation.
The Kinetis KE1xZ family-including MKE12Z128VLH7-is designed for cost-sensitive, energy-efficient industrial control and human-machine interface applications, emphasizing robust analog integration, low-power operation, and scalable memory/peripheral configurations.
FAQ
What is the maximum operating frequency of the MKE12Z128VLH7?
The MKE12Z128VLH7 operates at up to 72 MHz using its ARM Cortex-M0+ core. This frequency is achievable with the 48 MHz FIRC clock source multiplied via the SCG PLL or directly from an external crystal oscillator (4–40 MHz range). The device maintains full peripheral functionality-including ADC sampling and FTM PWM generation-at this speed, making it suitable for time-critical motor control tasks.
Does the MKE12Z128VLH7 support hardware debugging?
Yes, the MKE12Z128VLH7 supports Serial Wire Debug (SWD) via dedicated PTA0 (SWD_CLK) and PTA1 (SWD_DIO) pins. It also includes Debug Watchpoint and Trace (DWT) and Micro Trace Buffer (MTB) for real-time instruction tracing and breakpoint management. These capabilities are fully operational across all power modes except VLPS and Stop, where debug access is suspended to preserve lowest possible current draw.
How many analog-to-digital converter channels does the MKE12Z128VLH7 have?
The MKE12Z128VLH7 integrates one 12-bit successive approximation register (SAR) ADC with up to 16 single-ended analog input channels. These channels are distributed across PORTA, PORTB, and PORTC pins and support hardware triggers from FTM, LPTMR, or external signals. The ADC includes self-calibration, temperature sensor input (AD26), and selectable voltage references-enabling accurate current/voltage measurements in motor drive and power supply monitoring applications.
What low-power modes are supported by the MKE12Z128VLH7?
The MKE12Z128VLH7 supports six low-power modes: Run, VLPR, Wait, VLPW, Stop, and VLPS. In VLPS mode, it achieves sub-10 μA current draw while retaining SRAM, enabling wake-up via ADC conversions, comparator outputs, LPUART activity, or GPIO interrupts through the AWIC controller. The PMC module manages automatic clock gating and peripheral retention settings, allowing designers to optimize power versus responsiveness without firmware complexity.
Is the MKE12Z128VLH7 pin-compatible with other KE1xZ family members?
The MKE12Z128VLH7 shares the same 64-pin LQFP (VLH7) package footprint and core peripheral mapping with MKE13Z128VLH7 and MKE17Z128VLH7, but differences exist in TSI channel count, ADC configuration options, and certain analog module enhancements. While PCB layout can be reused across these variants, firmware must account for variations in TSI register layout and optional peripheral enable bits-so it is not a drop-in replacement without validation.
MKE12Z128VLH7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 64-LQFP
- Series:
- Kinetis KE1xZ
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 72MHz
- Connectivity:
- FlexIO, I2C, SPI, UART/USART
- Peripherals:
- DMA, LVD, PWM, WDT
- Number of I/O:
- 58
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 16x12b SAR; D/A 1x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MKE12Z128VLH7 FAQ
1.How can I place an order for MKE12Z128VLH7 through Aetrix?
Please submit a Request for Quotation (RFQ) for MKE12Z128VLH7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MKE12Z128VLH7 reliable?
The price and inventory of MKE12Z128VLH7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MKE12Z128VLH7 is usually 5 days.
3.What payment methods are accepted for MKE12Z128VLH7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MKE12Z128VLH7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MKE12Z128VLH7?
MKE12Z128VLH7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MKE12Z128VLH7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MKE12Z128VLH7?
For technical support, including MKE12Z128VLH7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MKE12Z128VLH7 requirements.
6.How does Aetrix verify that MKE12Z128VLH7 is sourced from the original manufacturer or authorized distributors?
All MKE12Z128VLH7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MKE12Z128VLH7 meets industry standards.
7.What is the process for return or replacement of MKE12Z128VLH7?
All MKE12Z128VLH7 units undergo pre-shipment inspection (PSI). If there is an issue with MKE12Z128VLH7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MKE12Z128VLH7 part is unused and in its original packaging.
Return procedure for MKE12Z128VLH7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MKE12Z128VLH7 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

